New methodologies for interconnect reliability assessments of integrated circuits by Hau-Riege, Stefan P. (Stefan Peter), 1970-
New Methodologies for Interconnect
Reliability Assessments of Integrated Circuits
by
STEFAN P. HAU-RIEGE
Diplom-Physiker
Universitat Hamburg, Germany, 1996
Submitted to the Department of Materials Science and Engineering
In Partial Fulfillment of the Requirements of the Degree of
DOCTOR OF PHILOSOPHY IN ELECTRONIC MATERIALS
at the
MASSACHUSETTS INSTITUTE OF TECHNOLOGY
June 2000
© 2000 Massachusetts Institute of
All Rights Reserved
Technology
Sionature of Author , ,
Department of Materials Sience id Engineeryg
April 28, 2000
Certified by -. - _ 
Carl V. Thompson I
Stavros Salapatas Professor of Materials Science & Engineering
Thesis Supervisor
Accepted by
Carl V. Thompson
Stavros Salapatas Professor of Materials Science & Engineering
Chairman, Department Committee on Graduate Students
MASSACHUSETTS INSTITUTE
OF TECHNOLOGY
NOV 1 5 2000
LIBRARIES
New Methodologies for Interconnect
Reliability Assessments of Integrated Circuits
by
STEFAN P. HAU-RIEGE
Submitted to the Department of Materials Science and Engineering on
April 28, 2000 in partial fulfillment of the requirements for the degree of
Doctor of Philosophy in Electronic Materials
ABSTRACT
The stringent performance and reliability demands that will accompany the
development of next-generation circuits and new metallization technologies will require
new and more accurate means of assessing interconnect reliability. Reliability
assessments based on conventional methodologies are flawed in a number of very
important ways, including the disregard of the effects of complex interconnect geometries
on reliability. New models, simulations and experimental methodologies are required for
the development of tools for circuit-level and process-sensitive reliability assessments.
Most modeling and experimental characterization of interconnect reliability has
focused on simple straight lines terminating at pads or vias. However, laid-out integrated
circuits usually have many interconnects with junctions and wide-to-narrow transitions.
In carrying out circuit-level reliability assessments it is important to be able to assess the
reliability of these more complex shapes, generally referred to as "trees". An
interconnect tree consists of continuously connected high-conductivity metal within one
layer of metallization. Trees terminate at diffusion barriers at vias and contacts, and, in
the general case, can have more than one terminating branch when the tree includes
junctions.
We have extended the understanding of "immortality" demonstrated and analyzed
for straight stud-to-stud lines, to trees of arbitrary complexity. We verified the concept of
immortality in interconnect trees through experiments on simple tree structures. This
leads to a hierarchical approach for identifying immortal trees for specific circuit layouts
and models for operation. We suggest a computationally efficient and flexible strategy
for assessment of the reliability of entire integrated circuits. The proposed hierarchical
reliability analysis can provide reliability assessments during the design and layout
process (Reliability Computer Aided Design, RCAD). Design rules are suggested based
on calculations of the electromigration-induced development of inhomogeneous steady-
state mechanical stress states. Failure of interconnects by void nucleation in single-layer-
metallization, as well as failure by void growth in the presence of refractory metal shunt
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layers are taken into account. The proposed methodology identifies a large fraction of
interconnect trees in a typical design as immune to electromigration-induced failure.
To complete a circuit-level-reliability analysis, it is also necessary to estimate the
lifetimes of the mortal trees. We have developed simulation tools that allow modeling of
stress evolution and failure in arbitrarily complex trees. We have demonstrated the
validity of these models and simulations through comparisons with experiments on
simple trees, such as "L"- and "T"-shaped trees with different current configurations.
Because analyses made using simulations are computationally intensive,
simulations should be used for analysis of the least reliable trees. The reliability of the
majority of the mortal trees can be assessed using a conservative default model based on
nodal reliability analyses for the assessment of electromigration-limited reliability of
interconnect trees. The lifetimes of the nodes are calculated by estimating the times for
void nucleation, void growth to failure, and formation of extrusions. The differences
between straight stud-to-stud lines and interconnect trees are studied by investigating the
effects of passive and active reservoirs on electromigration. Models and simulations
were validated through comparisons with experiments on simple tree structures, such as
lines broken into two limbs with different currents in each limb. Models, simulations and
experimental results on the reliability of interconnect trees are shown to yield mutually
consistent results.
Taken together, the results from this research have provided the basis for the
development of the first RCAD tool capable of accurate circuit-level, processing-
sensitive and layout-specific reliability analyses.
Thesis Supervisor: Carl V. Thompson
Stavros Salapatas Professor of Materials Science & Engineering
3
Table of Contents
Table of Contents 4
List of Illustrations and Figures 8
List of Tables 15
Acknowledgments 16
Chapter 1 Introduction 18
1.1 Electromigration 19
1.2 ID Model for Electromigration 20
1.2.1 Korhonen Model 20
1.2.2 Blech Length 23
1.3 Factors Affecting Electromigration 26
1.3.1 Microstructure 27
1.3.2 Alloys 28
1.3.3 Passivation and Interlevel Dielectrics 28
1.3.4 Multilayer Metallization 29
1.3.5 Contacts and Vias 30
1.4 Reliability Statistics 30
1.4.1 Reliability Concepts 31
1.4.2 Failure Distributions 33
1.4.3 Accelerated Life Testing 37
1.5 Numerical Simulation of Electromigration 38
1.6 Interconnect Trees 39
1.7 Circuit-Level Full-Chip Reliability Analyses 40
1.7.1 BERT 41
1.7.2 ERNI 42
1.8 Goals of the Thesis 43
1.9 Organization of Thesis 44
Chapter 2 Electromigration in Interconnect Trees 47
2.1 Background 47
2.2 Computer Simulation of Electromigration in Trees 50
2.3 Simulation Results on Simple Tree Structures 54
2.3.1 Passive Reservoirs 54
2.3.2 Active Reservoirs 55
2.3.3 Steady State 56
2.3.4 Voiding 58
2.4 Lifetime Experiments on Active and Passive Reservoirs 58
2.4.1 Fabrication of Test Structures 59
2.4.2 Electromigration Testing Procedure 60
2.4.3 Joule Heating Measurements 62
2.4.4 Results on "I"-, "L"-, "U"-, and "T"-shaped Interconnects 65
2.5 Discussion 67
Chapter 3 Immortality Filters for Identifying Immune Interconnect Trees 69
3.1 Background 69
3.2 Immortality Filters 71
3.2.1 Steady-State Stresses in Interconnect Trees 72
3.2.2 Steady-State Stresses with Voiding in Interconnect Trees 78
3.3 Effectiveness of Immortality Filters 78
3.3.1 Background 78
3.3.2 Tool Set for Calculating Lmax-Distribution 81
3.3.3 Results 83
3.4 Experiments on Saturation Effects in Trees 83
3.4.1 Experimental Results 86
3.4.2 Simulation Results 87
3.4.3 Discussion 87
3.4.4 Summary and Conclusions 91
3.5 Discussion: A Hierarchical Approach to Circuit-Level Reliability Analyses 92
Chapter 4 Default Model for Tree Electromigration Reliability 94
4.1 Background and Overview 94
4.2 Description of Default Model 95
4.2.1 Overview of Junction-Based Reliability Analyses 96
4.2.2 Hydrostatic Stress Evolution at the Intersection of Semi-Infinite Interconnects
97
4.2.3 Failure Due to Void Nucleation 101
4.2.4 Failure Due to Void Growth 104
4.2.5 Failure Due to Passivation Cracking and Extrusions 106
4.3 Results on Electromigration Experiments on Junctions 107
4.4 Discussion 109
4.5 Conclusion 110
Chapter 5 Summary and Future Work 111
5.1 Summary of Results Il 
5.2 Implications of Results 113
5.3 Future Directions 114
5.3.1 Reliability Assessment of Integrated Circuits 114
5.3.2 Cu-Based Metallization and Low-K Dielectrics 115
Appendix A Simulation of Electromigration in Interconnect Trees Using
MIT/EmSim 117
A. I Modifications of MIT/EmSim 117
A. 1. Introduction 117
A. 1.2 Junctions in MIT/EmSim 119
5
A. 1.3 Junction-Strand and Junction-Junction Interactions 120
A. 1.4 Calculation of the Stress Evolution in Junctions 121
A. 1.5 Nucleation and Growth of Voids in Junctions 127
A.2 Using MIT/EmSim with Trees 130
Appendix B The Effects of the Mechanical Properties of the Confinement Material
on Electromigration in Metallic Interconnects 135
B. I Introduction 135
B.2 Simulation Technique 138
B.3 Simulation Results 143
B.4 Discussion of Simulation Results 144
B.5 Discussion of the Effects of the Effective Elastic Modulus on Electromigration
146
B.6 Summary and Conclusion 148
Appendix C In-Situ TEM Studies of the Kinetics of Abnormal Grain Growth in
Electroplated Copper Films 150
C. I Introduction 150
C.2 Experimental Setup 151
C.3 Results 154
C.4 Discussion 155
C.5 Summary and Conclusion 157
Appendix D Modeling of Texture Evolution of Copper Interconnects Annealed in
Trenches 159
D. I Introduction 159
D.2 Model Description 161
D.3 Results 165
D.4 Discussion 166
D.5 Summary and Conclusion 168
Appendix E Incorporating the Effects of Particles into the Grain Growth
Simulator 169
E. I Modifications of the Grain Growth Simulator 169
E. 1. Data Structures 169
E. 1.2 Adding Particles to the Film 171
E. 1.3 Grain Growth in the Presence of Particles 172
E. 1.4 Other Modifications 182
E.2 Using the Grain Growth Simulator with Particles 183
E.2. I Adding Particles to a Continuous Film 183
E.2.2 Annealing a Continuous Film with Particles 185
E.2.3 Annealing a Stripe Structure with Particles 186
E.2.4 Particle Kinetics 187
Appendix F Grain Structure Evolution in the Presence of Particles 190
F. I Simulation of the Influence of Particles on Grain Structure Evolution in 2D
Systems and Thin Films 190
6
F. 1.1 Introduction 190
F. 1.2 Simulation Techniques 191
F. 1.3 Simulation Results 199
F. 1.4 Discussion 207
F. 1.5 Summary and Conclusion 211
F.2 The Effect of Particle-Pinning on Grain Size Distributions in 2D Simulations of
Grain Growth 213
F.2.1 Introduction 213
F.2.2 Simulation Techniques 215
F.2.3 Simulation Results 217
F.2.4 Discussion 219
F.2.5 Conclusion 222
F.3 Modeling of grain structure evolution and its impact on the reliability of AI(Cu)
thin film interconnects 223
F.3.1 Introduction 223
F.3.2 Simulation Tools 224
F.3.3 Results 228
F.3.4 Conclusions 230
Appendix G Grain Growth in Patterned Aluminum Thin Film 232
G. Background 232
G.2 In-Situ TEM Experiments of Post-Patterning Annealing 233
G.3 Simulation of Grain Growth in Patterned Films 235
G.3. 1 Modifications of the Grain Growth Simulator 237
G.3.2 Results 243
G.4 Discussion 244
Bibliography 245
7
List of Illustrations and Figures
Figure 1.1: Illustrations of the origins of immortality of straight stud-to-stud lines
without void nucleation, in which steady-state stress distributions develop without
failure. (a) Side and top views of an interconnect, with the directions of the electron
flow, electron wind force, and back-stress indicated. (b) Stress as a function of
location for different times. The line will be immortal if the stress stays below the
critical stress necessary for void nucleation, nuc ..................................................... 21
Figure 1.2: Illustrations of the origins of immortality in straight stud-to-stud lines with
void nucleation, in which the line shunts current, and in which void growth
saturates. (a) Side-view of the interconnect. (b) Stress as a function of location for
different times after void nucleation. (c) Resistance increase due to void growth.
(d) Experimentally observed resistance increases as reported in [Fil 96]. At longer
times, void growth saturates, and the resistance ceases to increase ......................... 25
Figure 1.3: Typical "bathtub" distribution of failures ..................................................... 32
Figure 1.4: The lognormal distribution for several different deviations in the time to
failure, DTTF. (a) Probability density function, f. (b) The cumulative distribution
function, F. (c) The failure rate, X. ................................................. 34
Figure 1.5: (a) Example of an interconnect tree, which is a continuously connected piece
of metal within one layer of metallization, is bound by diffusion barriers. The stress
evolution during electromigration testing or service is a complex function of the
current configuration, line lengths, and connectedness. (b) An interconnect tree
broken up into segments. In conventional reliability assessment approaches, the
reliability of the segments are (incorrectly) independently estimated ..................... 39
Figure 1.6: A flow chart for a full hierarchical circuit-level reliability assessment, the
basis for the prototype tool ERNI .............. .................................... 42
Figure 2.1: The Sequence of events leading to failure at a node with two active limbs.
(a) A hydrostatic, tensile stress builds up in the line under the via. (b) If the tensile
stress exceeds a threshold value, nuc,, a void nucleates and relieves the stress around
the void. The void grows, but the electrical resistance of both lines has not increased
significantly, yet. (c) Once the void passes the edge of the via, the via and the line
are no longer connected by a high-conductivity path, as shown in (d), and the
resistance of the lines increases. (e) Evolution of the stress profiles near the via. (f)
Resistance increase, AR, as a function of time. The rate of resistance increase
eventually decreases due to back stress effects ........................................ .......... 49
Figure 2.2: Simulated hydrostatic stress profiles for different times before and after void
nucleation. The arrow indicates the direction of the electron flow. (a) A limb in the
center does not affect the stress evolution, whereas an inactive limb at the electron
source side acts as a reservoir for metal atoms, as shown in (b). Similarly, a limb on
the electron sink side would act as a sink for metal atoms. An electric current in the
additional metal limb can decelerate (c) or accelerate (d) the stress buildup. The
stress conditions are j = 2x 106 A/cm 2 and T = 2500C ............................................... 53
Figure 2.3: Simulated hydrostatic stress profiles for different times for the stress
condition j = 5x10O A/cm 2 at T = 250°C. The arrows indicate the direction of the
electron flow. (a) The stress stays below the critical stress necessary for void
nucleation, and eventually a steady state is reached. (b) The steady-state stress
distribution in the case of a "dotted-I" structure with different cun-ent densities in
each limb. (c) A passive limb at the anode slows the buildup of compressive
stresses, but the maximum tensile stress at steady state is larger than in the case
w ithout a reservoir ..................................................................................................... 55
Figure 2.4: (a) to (c): simulated hydrostatic stress profiles for different times for the
stress condition j = lx 106 A/cm 2 at T = 2500 C are shown. The arrows indicate the
direction of the electron flow. (a) The stress evolution in an "I" structure in which a
void nucleates and grows to saturation. (b) The stress evolution in the case of a
"dotted-I" structure. (c) The stress evolution in the case of a passive limb at the
anode. (d) The void lengths as a function of time for the cases shown in (a), (b). and
(c) ........................................................... 57
Figure 2.5: A cross section of the electromigration test structures ................................ 59
Figure 2.6: The electrical circuit of the electromigration test system. For clarity, the
voltage sensors of the power supply, which are connected to the contact pads, were
omitted in the drawing............................................................................................... 61
Figure 2.7: The electrical resistance of 0.27gm- and 3.0Lm-wide lines as a function of
temperature determined through a four-point measurement by applying a current
density of 0.5x 1 O5A/cm2 and measuring the voltage drop over the line .................. 63
Figure 2.8: Average temperature rise due to Joule heating as a function of current
density in 0.27gm- and 3.0gm -wide lines. The die were heated to 300C ......... 64
Figure 2.9: Lifetimes measured in experiments on simple interconnect trees with only
one segment or limb carrying current. The lines were stressed with a current density
of 2x I O6 A/cm 2 at 3500C. The arrows indicate the direction of the electron flow... 65
Figure 2.10: Comparison of lifetimes for populations of "L"-shaped interconect trees
with only one or both limbs carrying current. The lines were stressed with a current
density of 2x10 6 A/cm 2 in the long limb, and the current density in the active
reservoirs was 5x 106 A/cm 2. The temperature was 350°C ....................................... 66
Figure 3.1: Steady-state stress distributions in "I"-shaped and "L"-shaped interconnect
trees. The additional limbs are passive in the "L"-shaped structures. The arrows
indicate the direction of the electron flow. The line length, L, is 50gm, the
reservoir length, Li, is 25mrn, and the current density, j 2, is l x lO6A/cm2................. 70
Figure 3.2: Steady-state stress distributions for the path through an "L"-shaped
interconnect, in which both limbs are active. The arrows indicate the direction of
the electron flow. The line length, L2, is 50gm, the reservoir length, LI. is 25pim, the
current density in the line, j, is 0.5xl0 6A/cm2 , and the current density in the
reservoir. j2, is Ixl A/cm1. ........................................ 71
Figure 3.3: Steady-state stress distributions for two paths through a T-shaped
interconnect tree, in which all limbs are active. The arrows indicate the direction of
the electron flow. The lengths of the limbs are L = 25gm, L = 15gm, and L3 =
35,gm, and the current densities are j = 0.3x 06 A/cm, j2 = 0.7x 10 A/cm , and j =
l.OxlO0 A/cm 2....................................................... 73
9
Figure 3.4: (a) An example of a microprocessor layout. The L,,,,, distribution is
extracted in four steps: (b) The layout is flattened by removing the cell hierarchy.
(c) Interconnect trees are extracted from the layout. (d) Graphs are created to
determine the connectedness of vias and contacts. (e) The shortest distances
between all pairs of connected vias and contacts are calculated. Finally, a Floyd-
Warshall algorithm is used to determine the largest distance in the graph, which is
L,,,,. All lengths are given in m............................................................................. 80
Figure 3.5: Distributions of the maximum via distances, L,,,ax, for the first two metal
layers in two microprocessor layouts. For L,,., = 200pm, 92% of metal-i trees and
88% of metal-2 trees in case (a). and 95% of metal- 1 trees and 71 % of nietal-2 trees
in case (b) are identified as immortal to electromigration-induced failure .............. 82
Figure 3.6: Sketches of the electromigration test structure and the current configurations
used in experiments. The arrows indicate the direction of the electron flow ........... 84
Figure 3.7: Increases in electrical resistance, AR. as a function of time observed in
experiments for the cases (A) to (D) shown in figure 1. The timre dependence of the
resistance increase obtained through simulation for cases (A) to (D) is shown as a
thick solid line ....................................................... .................................................... 85
Figure 3.8: Hydrostatic stress profiles for different times obtained by simulations for
cases (A ) to (D ) ........................................................................................................ 86
Figure 3.9: The void positions (a) obtained from simulation, and (b) and (c). as observed
in experiments. The full arrows indicate the electron flow, and the dotted line
indicates the site of void nucleation. The void nucleates under the via. which is the
site of the largest tensile stress and largest flux divergence. Tile void grows into the
short and long limbs until saturation. The simulation conservatively predicts the
void size because it is assumed that the via is infinitesimally small ......................... 89
Figure 4.1: An example of an interconnect tree. In each limb i. the diffusivity is D, and
the current density is j, ............................................................................................... 94
Figure 4.2: (a) A node draining into four semi-infinite limbs. (b) The cross section of an
interconnect ............................................................................................................... 96
Figure 4.3: (a) Times to failure, defined as a 30% increase in electrical resistance. for
0.27gm-wide lines tested at T = 250"C and j = 2x 106 A/cm for tree geometries and
electron current configurations shown in (b). The line length. ., is 500pr .m.......... 103
Figure 4.4: (a) Times to failure, defined as a 30% increase in electrical resistance, for
3.0pm-wide lines tested at T = 250"C and j = lx106 A/cm 2 for electron current
configurations shown in (b). The line length. 1, is 500gm .................................... 105
Figure 4.5: (a) Times to failure, defined as a 30% increase in electrical resistance. for
0.27gm-wide lines tested at T = 250°C and j = 2x 106 A/cm2 for electron current
configurations shown in (b). The line length, 1, is 5001um. .................................... 106
Figure 4.6: (a) Times to failure, defined as a 30% increase in electrical resistance, for
0.27pn-wide lines tested at T = 350"C and j = 4x I05 A/cm 2 for electron current
configurations shown in (b). The line length, I., is 500gmn .................................... 107
Figure 4.7: Comparison of experimental data with the default model for the structure
shown in (a) with I = 500 gin, and (b) w = 0.27 pim, T = 250"C, j.=2x 106 A/cm 2 , (c)
w = 0.27 gIT, T = 350"C, j = 5x105 A/cm2. and (d) w = 3.0nm. T = 250"C, j =
IxlO 106 A/cm2. The dashed lines show the calculated times for void nucleation, tin,el.
the dotted lines show the times for void growth, tgrowth, and the continuous lines
10
show the estimated times to failure taken as the maximum of tnucl and tgrowth.
Overlaid are experimentally obtained median times to failure represented by solid
square symbols and error bars indicating a 95% confidence interval. Also overlaid
are times to failure obtained through simulations, represented by open circles ...... 108
Figure A.1: An example of an interconnect tree. The double arrows indicate the
direction of the electron flow. In all strands, the current density is j = I x 106 A/cm2.
J , J2, and J3 are junction cells, and SI, S2, and S3 are strands ............................. I 18
Figure B.1: Sketches of the geometry and coordinate system of the model. The finite
element mesh is free to expand in the vertical direction. Mirror symmetry is applied
horizontally, and translational symmetry is applied long the line in direction 2.... 137
Figure B.2: The effective elastic modulus, B. as a function of the elastic modulus of the
ILD for 2T = 'r = £, for line widths: (a) w = 0.24 Mm, (b) w = 0.40 Mim, and (c) w
= 1.00 jm. (A), (B), and (C) correspond to the models sketched in figures B. I (a)
(b), and (c) .............................................................................................................. 140
Figure B.3: The effective elastic modulus, B, as a function of the elastic modulus of the
ILD for = T, and E£ = 0 for line widths: (a) w = 0.24 gm, (b) w = 0.40 gm.
and (c) w = 1.00 gm. The results of the analytic model of Korhonen et al. [Kor 93]
are shown by the curve marked with open triangles. (A), (B), and (C) correspond to
the models sketched in figures B.I (a) (b), and (c). ............................................... 141
Figure B.4: The effective elastic modulus, B, as a function of the elastic modulus of the
ILD for _,F = ET = 0 for line widths: (a) w = 0.24 m, (b) w = 0.40 iurn and (c) w
= 1.00 m. (A), (B), and (C) correspond to the models sketched in figures B. I (a).
(b), and (c) .............................................................................................................. 14 2
Figure C.I: Series of TEM micrographs for a 0.3gim-thick electroplated Cu film
transforming at room temperature. (a) t =11 minutes, (b) t = I hour, (c) t = 2.5
hours, (d) t = 8 hours, (e) t = 23.5 hours, (f) t = 80 hours. After t = 80 hours, no
further transformation took place ........................................................... 152
Figure C.2: Series of TEM micrographs for a 0.3gm-thick electroplated Cu film
transforming at 55"C. The film was heated to 55''C 10 minutes after plating. (a) t =
5 minutes, (b) t = 12 minutes, (c) t = 49 minutes, (d) t = I hour after the sample was
heated. Afterwards, no further transformation was observed. Subsequently, the film
was annealed at 200"C for 10 minutes, shown in (e), and then annealed at 300"C for
10 m inutes, show n in (f) .......................................................................................... 153
Figure C.3: The time dependence of the fraction of a 0.31im-thick electroplated Cu film
transformed, , at room temperature and at 55"C .................................................... 154
Figure C.4: The time evolution of the area of isolated grains, prior to impingement on
other growing grains, at room temperature. ........................................................... 155
Figure D.1: Sketch of thegeometry and coordinate system for the model. The finite
element mesh is free to expand in the vertical direction. Mirror symmetry is applied
horizontally as well as long the line ....................................................................... 161
Figure D.2: Crystallographic orientations considered in the calculations. (a) (111)
texture is assumed to minimize the top and bottom interface- and surface energies of
the copper, (b) (100) texture minimizes the strain energy densities. and (c) (110)
texture is favored when trenches are narrow so that interface-energies dominate.. 165
II
Figure D.3: (a) Principal stresses averaged over the cross section of the trench upon
heating from 250 C (taken to be zero stress) to 2000C. (b) Corresponding hydrostatic
stresses. The texture is indicated by the crystallographic orientations in brackets. 165
Figure D.4: (a) Strain energy density as a function of aspect ratio, h/w. (b) Difference in
the total energy density for the (111), (110), and (100) textures, as a function of
aspect ratio h/w. The texture is indicated by the crystallographic orientations in
brackets. ................................................................................................................... 166
Figure E.1: Changes of the data structure (a) before and (b) after a particle is added. 170
Figure F.1.1: Schematic illustrations of the simulation techniques (a) for modeling grain
boundary migration and triple point motion, and (b) the interaction of particles with
grain boundaries...................................................................................................... 191
Figure F.1.2: Examples of the necessary modifications of the grain growth simulator to
account for particle pinning. (a) Particles pin grain boundaries, (b) capture grain
boundaries if overrun, and (c) capture grain boundary triple junctions if they run into
a precipitate. If a grain lens lies at a precipitate and collapses, it gets deleted (d). 193
Figure F.1.3: Evolution of a grain structure in the presence of particles at various
normalized times = t/Ao. g is the grain boundary mobility and A( the initial
average grain area .................................................................................................... 197
Figure F.1.4: (a) Evolution of the normalized average grain area with and without
precipitate-pinning, but without the effects of grain boundary grooves. (b) The
dependence of the average grain size in stagnant structures as a function of the
number of particles per unit area, N. For these simulations, the particles were
initially randomly placed only on grain boundary triple junctions. except for the case
marked by *, for which particles were initially placed at random throughout the
simulated area. The stagnated structures consisted of approximately 1,700 grains
(small f) and 63,000 grains (large f)........................................................................ 198
Figure F.1.5: The average grain area A in stagnant structures which evolved from
structures with initial average grain area Ao as a function of the particle radius r for
constant N = 8.6x10 -2. For these simulations, the particles were initially randomly
placed only on grain boundary triple junctions. ................................................. 199
Figure F.I1.6: The grain size distribution, taken as the distribution of grains among
normalized (with respect to the average) grain diameter, with and without the effects
of particles but not including the effects of grain boundary grooves: (a) at steady
state or stagnation, and (b) evolution for N = 8.4x 10-2. For these simulations. the
particles were initially randomly placed only on grain boundary triple junctions.. 201
Figure F.1.7: (a) Evolution of the normalized average grain area with and without
precipitate-pinning, icluding the effects of grain boundary grooves. (b) The
dependence of the average grain size in stagnant structures as a function of the
number of particles per unit area. N. For these simulations, the particles wcre
initially randomly placed only on grain boundary triple junctions ........................ 203
Figure F.1.8: The grain size distribution, taken as the distribution of grains among
normalized (with respect to the average) grain diameter, with and without the effects
of particles and including the effects of grain boundary grooves for: (a) Kcr,,=0 .4. and
(b) Kcrit=0.25. For these simulations, the particles were initially randomly placed
only on grain boundary triple. ................................................ 205
12
Figure F.1.9: The distribution of the number or neighboring grains at stagnation or
steady state. For the case with grain boundary grooving, Krit=0.4 ....................... 206
Figure F.1.10: The normalized average grain area for grains with n neighbors or sides
without the effect of grain boundary grooving ................................ 206
Figure F.2.1: (a)-(c) Grain structure evolution in the presence of randomly distributed
particles on grain boundary triple junctions. At = 50.0, the grain boundaries are
straight and no further evolution takes place. For comparison in part (d), a soap
froth structure with pinning centers [Her 97] .......................................................... 216
Figure F.2.2: (a) Evolution of the normalized average grain area. The particles are
populated on grain boundary triple junctions initially except for the graph marked by
(*), where particles are distributed randomly at the beginning. (b) Average grain
size at grain growth stagnation. The number of grains present at stagnation ranges
from 1,000 to 10,000 ............................ ................................. 217
Figure F.2.3: Grain size distributions at grain growth stagnation on a cumulative plot for
different particle area fractions f. On this plot, a Weibull distribution shows up as a
straight line. Also shown is the steady state structure in case of no particles. The
open symbols show the grain size distribution of the stagnated structure as of
reference [Sro 84] ................................................. .......... ......... .................................... 218
Figure F.2.4: Evolution of grain size distributions (a) without particles and (b) with an
area fraction of particles f = 1.3x 1 03 (for a fixed radius) on a cumulative plot. On
these plots, a Weibull distribution function would appear as a straight line [Fay 99].
................................................................................................................................. 2 19
Figure F.2.5: Evolution of the fraction of number of nearest neighbors of grains. m is
the number of nearest neighbors. For m > 13, the fraction of grains approaches zero.
................................................................................................................................. 22 0
Figure F.3.1: Effect of particles on grain growth in continuous films. In (a), the
structure reaches grain growth stagnation due to surface grooving only. In (b),
precipitates inhibit grain growth and lead to stagnation at much smaller grains. ... 225
Figure F.3. 2: Effect of particles on grain growth in interconnects. Particles inhibit grain
growth, and the line fails to reach the fully bamboo structure. Polygranular regions
are pinned on each side by precipitates ................................................................... 226
Figure F.3. 3: For different fractions of grain boundary triple junctions covered with
precipitates, the area-fraction-bamboo versus the ratio or line width w to the initial
median grain diameter d after post-patterning annealing. With precipitates, the
interconnect fails to become fully bamboo even if the line width is smaller than the
initial median grain size. ......................................................................................... 227
Figure F.3. 4: Median times to failure (MTTF) as a function of the ratio of the line-
width to the initial median grain size for pure Al interconnects, interconnects with
copper in solid solution, and interconnects with precipitates. For certain line widths,
for a high number of precipitates, or a high precipitate volume fraction for
precipitates of a given average size, the reliability is worse for alloyed lines than for
sim ilar pure aluminum lines .................................................................................... 229
Figure G.l: Schematic of the wafer chuck protecting the processed front-side of the Si
wafer during the micromachining step in a KOH bath. The anisotropic Si etchant
KOH:H 20 in the concentration 1:5 at 85C removes the Si from underneath and
exposes the TEM transparent Si3N4/SiO 2 bilayer membranes. ............................... 233
13
Figure G.2: Time series of TEM micrographs showing the microstructural evolution of
a square-shaped Al thin film .................................................................................. 234
Figure G.3: The modifications of the grain growth simulator. (a) Due to edge drag, the
force on grain boundary triple junctions at side walls is reduced by a factor, K. (b)
Due to grain boundary grooving, grain boundaries with an inclination angle, 0,
smaller than Ocrit are pinned. (c) The grain boundary mobility, ji, varies as a function
of location, x. (d) Due to a thickness variation, the critical curvature, Kcr, changes
w ith location, x ........................................................................................................ 236
Figure G.4: (a) Starting microstructure obtained from a continuous film with a steady-
state grain size distribution. (b) Grain structure evolution in which a force balance is
applied at the pattern edge, so that the grain boundaries intersect the pattern edges at
a 90° angle [Fay 00] ............................................................................................... 241
Figure G.5: (a) Grain structure evolution in the case of an edge drag factor of I%. (b)
Grain structure evolution with a critical inclination angle for grain boundary
grooving of 30%. (c) Grain structure evolution in the case of fixed edge triple
junctions.................................................................................................................. 242
Figure G.6: (a) Grain structure evolution in a square-shaped film with inhomogenities in
the thickness up to 50%, which leads to a gradient in r. (b) Grain structure
evolution in the presence of a mobility gradient. The mobility decreases
continuously toward the pattern edge ..................................................................... 243
14
List of Tables
Table B.I: Mechanical properties used in the simulation .............................................. 138
Table B.II: The ratio 01 /A2 2 , which describes the degree of deviation from the state of
biaxial stress and the effective elastic modulus, B, for a line of square cross section
for a metallization scheme depicted in figure I (a), for different elastic moduli, E, of
the inter-level dielectric (ILD) .............................................. 143
Table D.I: Anisotropy of the surface energy of copper at 200°C ................................... 162
15
Acknowledgments
There is a countless number of people who supported and assisted me in the
completion of this work. First of all, I would like to thank Professor Carl Thompson for
the inspiration, help, and guidance in this project. I also thank my thesis committee
members, Professor Samuel Allen and Professor Subra Suresh. I would like to thank
Professor Harold Frost and Professor Eduard Arzt for suggestions and advice, and
Professor Ilan Blech for useful discussions at the beginning of my stay at MIT.
I am grateful to Dr. Michael Thomas and to the Advanced Technology Group of
National Semiconductor for their support, processing of samples, and access to
equipment for electromigration testing. I am also grateful to Dr. Joe Clement for his help
and collaboration in developing the filtering algorithms. I thank Professor Don Troxel
and Yonald Cheri for their collaboration in developing a prototype for ERNI.
I would like to thank the members of the Thin Film Dielectric and Metal Research
Department and especially Dr. Judy Prybyla and Dr. Walter Brown for introducing me to
electromigration during my stay at Bell Laboratories.
I thank the staff at the Microsystems Technology Laboratories and the Center for
Materials Science and Engineering's Electron Microscopy Shared Experimental Facility.
Thanks also to all members of the Submicron Materials Group for their assistance
and companionship, including Aaron, Brett; Felix, Mauro, Ram, Rob, Srikar, Steve, Vab,
Walid, and Young-Joon. Thanks to Robert and Morgan for helping me overcome all the
administrative hurdles at M.I.T.
I express thanks to my family for their support and encouragement. Graduate
school if full of novel ideas, insight, and excitement. However, my greatest finding was
the love for my wife Christine. I would like to thank her for her love, encouragement,
and scientific insights throughout the course of this work, making it a meaningful
experience with lots of fun and great memories.
This work was supported through the Semiconductor Research Society Graduate
Fellowship Program.
17
Chapter 1 Introduction
The microelectronics industry has undeniable significance today. Both the
transistor, which is now more than five decades old [Bar 48], and the one decade younger
integrated circuit (IC) were radical developments which became part of revolutionary
new technologies. Semiconductor-based junction transistors began to replace vacuum
tubes in a growing number of electronic devices used for electronic computers and for a
variety of military devices. The small-size requirements for transistors and the need for
improved reliability at low cost led to the drive to miniaturize components and devices.
Eventually, Texas Instruments produced the first, though crude, semiconductor integrated
circuit in 1958. The first successful model of a "micro-programmable computer on a
single chip", the 4004 microprocessor, was introduced by Intel in 1971. The subsequent
history of IC's is punctuated by landmark decreases in physical size, dramatic increases
in the number of components on a single chip, and the commercialization of crucial new
devices embodying ever more functions on a single chip [Mor 99].
The vast majority of IC's are fabricated using single-crystal silicon wafers as the
starting material. Active and passive devices are fabricated inside the silicon.
Subsequently, the devices are electrically isolated by growth or deposition of a dielectric
layer. The electrical terminals of the devices are connected by etching contact holes into
the dielectric, and fabricating narrow metal lines terminating at the contact holes. These
metal lines are referred to as interconnects. The process is repeated for several layers of
metallization, and is referred to as the back-end process of the line (BEOL).
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In today's Si VLSI technology, many meters of metal interconnects are required
to build a single IC, such that millions of metal segments exist in each IC. Interconnects
typically operate at a temperature of approximately 1000C, and carry a maximum current
density of about 5x10 5 A/cm 2. In addition, thermal cycling during fabrication and
operation can lead to large thermal-mismatch stresses inside the lines. Under these
conditions, interconnects are susceptible to damage and, eventually, failure, mainly due
to electromigration [Ble 67]. The reliability concern increases with the level of
integration, where each new generation of Si technology requires the use of a larger
number of narrower interconnects, stressed at higher current densities.
1.1 Electromigration
Electromigration is electronic-current-induced diffusion due to an electron wind
force on metal-atoms. This force originates from scattering events with flowing electrons,
whereby atoms migrate via a vacancy exchange mechanism. Electromigration is process-
dependent, layout-specific, and materials-dependent.
The current metallization systems used in VLSI are based on pure Al., Al doped
with a few weight percent of Cu, pure Cu, or alloyed Cu. In Al, the Cu-dopant has
proven to improve the reliability of interconnects [Gan 75, Ble 77]. More recently, we
are experiencing an important shift from the AI(Cu) alloy system to pure Cu and alloyed
Cu because Cu has a lower electrical bulk resistivity and an anticipated higher resistance
to electromigration-induced failure [Ede 97]. In all four materials systems.
electromigration phenomena are observed and are a major reliability concern.
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1.2 ID Model for Electromigration
A number of theoretical formulations have been developed to describe
electromigration [Sha 86, Kir 91, Kor 93, Cle 95, Par 97, Par 99]. We base our reliability
analyses on the stress evolution model described by Korhonen et al. [Kor 93]. For the
computer simulations of electromigration, we have used an extended Korhonen model by
Park et al. [Par 97, Par 99], which accounts for the stress and alloy-concentration
dependence of the diffusivity, as well as for chemical driving forces due to gradients in
the concentration of alloys.
1.2.1 Korhonen Model
During electromigration, momentum is transferred from the electrons to the atoms
of the conductor causing a biased atomic self-diffusion in the direction of the electron
transport. The "electron wind" applies a force that can be expressed as
D - D -F,= -qE = -- Z*epj, (1.l)
kT kT
where D is the atomic diffusivity, k is Boltzmann's constant, T is the temperature, E pJ
is the electric field, p is the electrical resistivity, and j is the current density. q* = Z*e is
the effective atomic charge, Z* is the effective atomic charge number. and e is the
fundamental charge. The magnitude of Z* depends on two forces, which are the
momentum transfer from the electrons to the atoms [Hun 75], and the electrostatic force
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Figure 1.1: Illustrations of the origins of immortality of straight stud-to-stud lines
without void nucleation, in which steady-state stress distributions develop without failure.
(a) Side and top views of an interconnect, with the directions of the electron flow.
electron wind force, and back-stress indicated. (b) Stress as a function of location for
different times. The line will be immortal if the stress stays below the critical stress
necessary for void nucleation, an,,i.
due to the applied electric field [Kin 96]. With a few exceptions, the electron wind
dominates in most metals [She 89]. Empirically determined values of Z' in Al and Al-
alloy interconnects range from I to 100.
As atoms electromigrate, they accumulate down-wind, and are depleted up-wind.
This redistribution of atoms leads to local changes in mechanical stress. The stresses
become more compressive where atoms accun,ulate, and more tensile where atoms
deplete. The resulting stress gradient leads to a gradient in chemical potential. which
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leads to a driving force (called the back-stress) opposing electromigration. The directions
of electron flow, electron wind force, and back-stress are shown in figure 1.1 (a). The net
atomic flux can be expressed as
J= g(Vu+q*E), (1.2)
kT
where c is the concentration of the diffusing species. The chemical potential, g, depends
on the hydrostatic stress, a, as g = go - Qa [Her 50], where Q is the atomic volume. The
stress is tensile for a > 0, and compressive for a < 0. In the line direction, the atomic
flux can be written as
J - ( ax q) (1.3)
kT ax
where the distance x is measured along the length of the line. The continuity equation in
the line direction gives the material balance as
aJ _ _ ac (1.4)
Ax at at
In confined metal lines, the relative density change dc/c corresponds to an
increment in stress, a0, as
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dc o_ a
c B' =---,(1.5)
c B
where B is the applicable modulus [Kor 93]. Assuming that the vacancies are in
equilibrium with the stress, the vacancy concentration can be written as [Bal 79, Kor 93]
C, = Cv, exp { j (1.6)
cv.o is the vacancy concentration in the absence of stress. The continuity equation (1.4)
becomes [Kor 93]
v - a auB 1 Ca +mcD E 0. (1.7)(kT c B at kT ax ( v Va )).
The electromigration-induced stress evolution in interconnects can be calculated using
the Korhonen model. Figure 1.I (b) shows the stress evolution in an interconnect which
has an atomic diffusivity that is constant along the length of the line.
1.2.2 Blech Length
If void nucleation does not occur, the stress along the length of a line, bound by
atomic diffusion barriers, will evolve until there is a uniform stress gradient, as shown in
figure 1.1 (b), and the back force due to this gradient balances the electron wind force
[Ble 76]. Under this condition, J = 0, and with equation (1.3),
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Z'ee j =EQA max (1.8)
L
where L is the length of the line, and AIYmax is the difference in the stress at the anode and
the cathode. The force-balanced stress gradient in the line is
slope = (1.9)
The maximum stress in the line is therefore a function of the product of the current
density, j, and the line length, 1. If the stress required for void nucleation is less than the
maximum stress, the line will not fail and will be immortal. There is a critical line-length
current-density product that defines the condition for immortality,
jL < Q t Z'ej (jL)c., (1.10)
where Aacrt is the minimum stress difference that leads to void nucleation. Short lines,
and/or lines stressed at low currents, are more likely to be immortal. For a given current
density, the critical line length defining immortality is called the Blech length, named
after Ilan Blech who first reported experimental evidence for short-line effects [Ble 76].
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Figure 1.2: Illustrations of the origins of immortality in straight stud-to-stud lines with
void nucleation, in which the line shunts current, and in which void growth saturates. (a)
Side-view of the interconnect. (b) Stress as a function of location for different times after
void nucleation. (c) Resistance increase due to void growth. (d) Experimentally
observed resistance increases as reported in [Fil 96]. At longer times, void growth
saturates, and the resistance ceases to increase.
If void nucleation does occur in lines with shunt layers, as shown in figure 1.2 (a).
the stress at the void surface will fall to zero, and the stress in the nearby metal will
quickly decrease as the void grows, as shown in figure 1.2 (b). The electron current
flows through the shunt layers which do not electromigrate. This leads to a resistance
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increase as shown in figure 1.2 (c). The void grows until, eventually, a force balance will
develop where equations (1.8) and (1.9) again apply, but the maximum stress is
compressive and has twice the magnitude as in the case without void nucleation. If this
maximum compressive stress does not cause yielding or fracture of the dielectric, the line
will still be immortal even though a void has formed. The immortality condition is then
that Acniax< Aacait for dielectric failure due to compressive stress in the metal [FIL 96,
SUO 98], and a line will be immortal if
L/A ARm 2B(jL)< e, R * (1.11)
/A R e z*
where p and pi are the resistivity of the high-conductivity metal and the shunt layers,
respectively. R is the initial resistance of the line, and AR,,ax is the maximum acceptable
resistance increase of the line. Line-length and current-density dependent saturation of
the resistance increase has been demonstrated in experiments by Filippi et al. [Fil 95].
The results of their experiments are reproduced in figure 1.2 (d).
1.3 Factors Affecting Electromigration
The reliability of interconnects can be altered and enhanced in a number of ways.
The effects of microstructure, alloys, passivation layers, multilayer metallizations
including refractory-metal layers, and the effects of presence of contacts and vias are
discussed below.
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1.3.1 Microstructure
The product of the effective atomic diffusivity, Deff, and the effective charge
number, Z2ff , depends on the details of the microstructure of the interconnect. Diffusion
can occur within the bulk material (subscript B), the line's top (subscript ST) and bottom
(subscript SB) surface, the side walls (subscript SW), and the grain boundaries (subscript
GB). Diffusion along dislocation cores has proven to be insignificant [Sri 98]. In
general, each transport path has its own effective charge number, Z, and diffusivity, D.
Assuming the transport paths are independent of each other, the product of Zeff and Deff
can be written as
Z ffDef = Z;nBDB +Z .rDsT 6STh + Z Ds 6f /h
Z'f SSTST SB S(1.12)
+ 2ZSW Dsw6S / + ZGBDG (6GB / )(l- d/ w),
where 8ST, 5SB, 6 sw, and 8GB denote the width of the top surface, bottom surface, sidewall
surfaces, and grain boundaries, respectively [Hu 99a]. d is the average grain size, w is
the line width, and h is the line thickness. nB, 8sT/h, ssB/h, 8sw/w, and (B/w)( 1 -d/w) are
the fraction of atoms diffusing through the bulk, top surface, bottom surface, sidewall
surfaces, and grain boundaries, respectively.
With decreasing line width, the microstructure changes from polygranular to
bamboo for a given grain size [Cho 89]. For aluminum-based metallization schemes,
polygranular lines have a continuous network of high-diffusivity grain boundaries along
their length, which dominates the effective diffusivity [Kin 80]. However, in bamboo
interconnects the grain boundaries are perpendicular to the electron flow, and
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transgranular transport becomes dominant, which is slower and leads to longer times to
failure [Iye 84].
1.3.2 Alloys
It has been shown that the reliability of Al-based polygranular interconnects can
increase by over an order of magnitude due to the presence of Cu as an alloying addition
to Al [Gan 75, Ble 77]. In AI(Cu) alloys, copper atoms segregate to the grain boundaries
and slow the diffusion of aluminum along the otherwise high-diffusivity grain
boundaries. The reduced Al diffusivity slows the buildup of stress and void growth, and
therefore increases the reliability of the interconnect. Several models have been proposed
to account for the reduced diffusivity. In the data analyses, we have used the trapping
model proposed by Rosenberg [Ros 72] based on the assumption of copper-vacancy
trapping at the grain boundaries. While the addition of Cu affects the diffusion along
grain boundaries, it does not affect the diffusion of Al along side walls, or top and bottom
interfaces of interconnects [And 99].
1.3.3 Passivation and Interlevel Dielectrics
In integrated circuits, metal interconnects are surrounded by an interlevel
dielectric, such as SiO 2, Si3N4, or other materials with a lower dielectric constant, to
reduce signal delays. Dieletrics enhance interconnect reliability by suppressing the
formation of metallic extrusions, which would otherwise possibly lead to short circuit.
The dielectric's mechanical properties determine the relationship between a change in
28
metal concentration due to electromigration and the corresponding change in mechanical
stress. This is described by an effective modulus, B, which was introduced in equation
(1.5). For softer dielectrics, metal-concentration changes lead to smaller stress changes
than in the case of harder dielectrics. A dielectric with a high thermal conductivity also
counteracts the temperature rise due to Joule heating of interconnects, which can further
enhance electromigration resistance.
However, dielectrics can also be detrimental to reliability, because a large thermal
stress can build up during deposition, possibly leading to catastrophic stress voiding. For
example, SiO, is typically deposited at elevated temperatures, and since Al and Cu have a
much larger coefficients of thermal expansion than Si and SiO2, large thermal stresses
can develop during cooling, and be present in the metal at service and test temperatures.
1.3.4 Multilayer Metalliza tion
Modern interconnects also have refractory metal layers along their lengths, and
these are not subject to significant electromigration even at testing conditions. Al-alloy
interconnects usually have Ti, TiN and/or AI3Ti under- and over-layers. Cu-based
interconnects are surrounded on at least three sides by refractory metal liners that serve as
diffusion barriers. When electromigration leads to voiding in these interconnects, current
can shunt around the voids through the refractory metal layers so that even voids which
span the full width and thickness of interconnects do not cause open-circuit failure.
Instead, voiding leads to a resistance increase, and the resistance continues to increase as
voids grow.
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1.3.5 Contacts and Vias
In Al-alloy technologies, vias are usually filled with W, and in Cu-based
technologies, there are refractory metal layers, which do not electromigrate, at the base of
the vias. In both cases, the line ends form perfect blocking boundaries for the atomic
flux. Vias and contacts therefore provide sites of flux divergence, so that when voids
form, they generally nucleate and grow at vias and contacts. In recent years, testing of
straight lines terminating at refractory-metal-filled vias has become more common.
Narrow Al-alloy interconnects which have been annealed after patterning usually have
bamboo grain structures without microstructural heterogeneities, so that their lifetimes
are long. Refractory-metal-filled vias provide the sites at which an atomic flux
divergence leads to the high tensile stress that causes voiding (at cathode vias) or the high
compressive stress that leads to dielectric cracking and metal extrusion. This is true in
actual circuits, and so it is appropriate that lines terminating in vias be tested, rather than
lines terminating at pads [Sch 87].
1.4 Reliability Statistics
Electromigration-induced failure times are stochastically distributed due to the
stochastic nature of the features leading to and determining electromigration, such as
grain structure, texture, and alloy distribution. In the following, the basic concepts of
reliability statistics are described, and the normal and lognormal distribution functions
used in the data analysis are discussed in further detail. Finally, scaling of reliability data
is discussed.
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1.4.1 Reliability Concepts
The mathematical concepts for reliability measures appropriate to nonmaintained
systems starting to operate at time t = 0 will now be summarized. The probability density
function (pdf) is represented by f(t). f(t).dt is the probability that a failure will occur
between time t and time t+dt in an ensemble of N identical components. As a pdf, f has
O
to be defined such that, for all times t > 0, f> 0 and f(t)dt = . f has the units [time'.
0
The mean time to failure, ay,, is defined by
T,V = t- f (t)dt. (1.13)
0
The unitless cumulative distribution function, F(t), is the fraction of components failed at
or before time t, and relates to the pdf by
F(t) = f (t')dt' . (1.14)
0
The survivor function S(t) gives the probability of surviving until time t without
failure, so S(t) = l-F(t). The failure rate, X(t), is the instantaneous rate of failure for units
of a population that have survived up to time t, so that ,(t).dt is the conditional
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Figure 1.3: Typical "bathtub" distribution of failures.
probability that a component which survived until time t will fail within an additional
time, dt. It is related to the cumulative distribution function by
(t) f(t)=-d (t (1.15)
-F(t) dt
The failure rate is typically given in units of FIT's (failure units), defined as one failure in
109 device-hours. For small times, F(t) << , and f(t) _= (t).
There are usually three components to the reliability lifetime of an integrated
circuit: infant mortality, useful life, and wearout. Figure 1.3 shows a schematic of the
failure rate as a function of time. The shape of this curve is generally referred to as a
bathtub curve. The infant mortality period is the period of early failures, which are
typically caused by manufacturing and assembly defects. To identify and eliminate
devices with early failures, they are subjected to burn-in testing. During the useful life
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period, the failure rate is very low and constant, and after this, wearout mechanisms
degrade the reliability of the device. A major failure mechanism contributing to wearout
of IC's is electromigration. To focus our experiments on studying the electromigration
effects on interconnects rather than defects due to fabrication, we screened the samples
before testing to eliminate samples with unusually high or low resistances. This way, we
did not observe unusually early failures.
1.4.2 Failure Distributions
The statistical distribution of electromigration test failures has been found in
many studies to approximate a lognormal distribution [Att 71]. even though there is no a
priori reason that the failure times should be lognormally distributed [Att 71. LaC 86].
The ensemble size in typical tests is less than 60 DUT's (devices under tests), so that it is
generally not possible to distinguish between a lognormal distribution and an extreme-
value distribution [Sch 80]. However, LaCombe et al. [LaC 86] verified that the times-
to-failure are lognormally distributed down to about 0.3% of cumulative failures. The
ensemble sizes in our experiments are smaller than 30 DUT's, so the lifetimes can be
described by either distribution fairly well. We will follow the practice of the general
community and fit our data to a lognormal distribution function. The lognormal
distribution can be derived from the normal distribution, both of which are described
below.
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Figure 1.4: The lognormal distribution for several different deviations in the time to
failure, DTTF. (a) Probability density function, f. (b) The cumulative distribution
function, F. (c) The failure rate, k.
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1.4.2.1 The Normal Distribution
A random variable X is normally distributed with the mean p. (-oo < Jt < o) and
variance G2 ( > 0) if the pdf of X is given by
f (x) = I exp -(x)02 )
e x pin  _ _ _ (-oo<x<oo). (1.16)
lI is the mean and the median, and c( is the standard deviation of the normal distribution.
The cumulative distribution function of the normal distribution is given by
F( x) ( x - I (1.17)
where the cumulative distribution function of a standard normal random variable, C(, is
defined by
I Jx1Ž j Iu y f I ( Z J )(D(z) = - exp - . du = l erf~-z +1 .V27c'-- 2 2 [2 [,2 (1.18)
where erf is the error function [Abr 74].
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1.4.2.2 The Lognormal Distribution
When a random variable X is normally distributed with mean pt and variance a,
then T = ex is said to have a lognormal distribution, i.e. In(T) is normally distributed with
mean g and variance a2. The pdf for lognormal distribution is
e x plI tf(t) = exp - ot t.
H2iat CY- Ad s
(1.19)
t5 ) = exp(g) is median time to failure (MTTF), and a is the
of failure times (DTTF). Figure 1.4 (a) shows the pdf
lognormal cumulative distribution function can be written as
standard deviation in the log
for different DTTF's. The
F(t)= f (t')dt' =( n(t)-n(t°) -erf In(t/t) 
o 2 a ) / (1.20)
where (t) is the cumulative distribution function of a standard normal random
distribution. F is sketched in Figure 1.4 (b), and the failure rate, X, is shown in Figure 1.4
(c). vanishes for t=0, then increases with increasing times, reaches a maximum, and
decreases again approaching zero for t->o.
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1.4.3 Accelerated Life Testing
A typical IC can have more than a kilometer of total metallic interconnect length,
so the interconnects must be very reliable. In order to observe electromiglration wearout
failures in a small ensemble of lines within a reasonable amount of time (typically under
a thousand hours), special test conditions, such as the use of much higher current
densities and temperatures than would be experienced in service conditions. are required
to decrease the time-to-failure in a predictable and understandable way. These
accelerated tests must be extrapolated back to service conditions, so that estimates of the
reliability at normal operating conditions can be made. The basic equation which is still
generally utilized to describe electromigration-induced failure, and to analyze results
from accelerated tests, is a result of classic work by Black from the mid-1960's [Bla 67].
tS = Afn exp E (1.21)
A is a temperature- and current-density-independent constant, j is the current density. k is
Boltzmann's constant, T is the temperature. n is the current density exponent, and Ea is
the activation energy. The validity of Black's equation over a wide range of current
densities and temperatures, from a practical point of view, can not be proven, and scaling
results should be taken as a rough estimate at best.
It has been shown that a current density exponent of n = 2 is consistent with void-
nucleation-limited failures in models based on the Korhonen analysis [Kor 93, Kno 98].
The rate of unconstrained void growth is proportional to j, so that the current density
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exponent for void-growth-limited failure is expected to be 1. When Black's equation is
used to extrapolate test results to service conditions, it is implicitly assumed that the
failure mechanism does not change through the range of extrapolation. However,
through use of simulations, this has been shown to not be the case [Par 99]. Failure maps
obtained through computer simulation of electromigration as described in the next section
indicate which different failure mechanisms are expected as a function of current density
and line length [And 99]. Such maps can be readily used to estimate the reliability and
current-density-scaling behavior of interconnects.
1.5 Numerical Simulation of Electromigration
A software tool for structure-sensitive simulation of electromigration-induced
stresses and electromigration-induced failure of straight-line interconnects, MIT/EmSim.
has been developed at MIT [Par 99, Ems]. The tool is a forward-Euler finite-element
solver based on the ID Korhonen equation (1.7), and in addition considers the stress-
dependence of the atomic diffusivity [Par 97], and the effects of alloys on
electromigration [Par 99]. The tool generates grain structures with known statistical
variations as a function of median grain size and line width, simulates stress and void
evolution in the interconnect, and predicts failure statistics as a function of various failure
criteria, and as a function of the current density and temperature. MIT/EmSim has been
used to simulate electromigration-induced failure in pure Al and Al-Cu interconnects, and
in pure Cu and Cu alloy interconnects [And 99].
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Figure 1.5: (a) Example of an interconnect tree, which is a continuously connected piece
of metal within one layer of metallization, is bound by diffusion barriers. The stress
evolution during electromigration testing or service is a complex function of the current
configuration, line lengths, and connectedness. (b) An interconnect tree broken up into
segments. In conventional reliability assessment approaches, the reliability of the
segments are (incorrectly) independently estimated.
1.6 Interconnect Trees
Modeling and experimental characterization of interconnect reliability is usually
focused on simple straight lines terminating at pads or vias, while laid-out integrated
circuits often have interconnects with junctions. For carrying out circuit-level reliability
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assessments, it is necessary to assess the reliability of these more complex shapes,
generally referred to as trees. In the context of this thesis, we identify the interconnect
tree as the fundamental reliability unit. An interconnect tr-ee consists of continuously
connected high-conductivity metal within one layer of metallization [Rie 98a], which
terminates at diffusion barriers such as vias and contacts, and, in the general case, can
have more than one terminating branch when the tree includes junctions. An example of
an interconnect tree is shown in figure 1.5 (a).
In conventional approaches, the reliability of a tree is assessed by breaking the tree
up into segments, as shown in figure 1.5 (b), and estimating the reliability of each
segment separately, using the results from straight stud-to-stud lines. This is generally
inaccurate, and overly conservative at best, because the different parts of the tree are not
independent of each other. Rather, material can diffusive freely within a tree, and the
stress evolution in different parts of the tree is coupled. In order to estimate the reliability
of interconnects correctly, the connectedness of the segments of a tree has to be
accounted for [Hau OOb].
1.7 Circuit-Level Full-Chip Reliability Analyses
Models and techniques have been developed to estimate the reliability of
interconnects in IC's. BERT (Berkeley Reliability Tool) is an example of a layout-level
reliability estimator [Lie 90a], which is used to assess the performance and reliability of
small test circuits. However, due to the computational complexity of the methods used, a
full-chip reliability analysis was not achieved [Roc 98]. Instead, integrated circuits are
currently designed using simple and conservative "design rules", typically based on
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Black's equation (1.20) applied to line segments, to ensure that the resulting circuit will
meet reliability goals. If an industry-typical maximum current density of 2x105 A/cm2
were assumed, and if this current density were passed through most interconnects, a chip
dissipating kilowatts would be required [Roc 98], which is unrealistic and clearly overly
conservative. This simplicity and conservatism leads to unnecessarily reduced
performance for a given circuit and metallization technology.
A major research and development effort has been spent on obtaining more
realistic reliability assessments. Two outcomes of this effort are ERNI and BERT. In the
following section, we will describe the reliability analysis tool BERT, which performs
electromigration-reliability estimates based on the analysis of individual line segments.
The reliability analysis tool ERNI, which has been developed at MIT [Che 00]. will then
be described. ERNI is based on reliability analyses of full interconnect trees rather then
individual line segments. In addition, ERNI is based on a hierarchical methodology for
reliability analysis in order to keep the computation manageable, a concept which was
developed in the context of the research to be described.
1.7.1 BERT
A circuit-level electromigration simulator (EM simulator) is part of the Berkeley
Reliability Tool (BERT) package [Lie 90a]. The EM simulator can be operated in two
modes [Lie 92]. In the first mode, the simulator generates guidelines for the width and
length of each interconnect. In the second mode of operation, the simulator calculates the
overall reliability of a given layout. The EM simulator is based on a reliability estimate
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Figure 1.6: A flow chart for a full hierarchical circuit-level reliability assessment, the
basis for the prototype tool ERNI.
of individual line segments, as described in detail by Liew et al. [Lie 90b. Lie 92]. The
EM simulator is linked to SPICE, a general-purpose circuit simulation program.
1.7.2 ERNI
To facilitate the development of IC designs with improved performance and high
overall reliability by adjusting the design and fabrication process, we have developed a
VLSI metal-interconnect-reliability prediction CAD tool, ERNI (Electromigration
Reliability of Networked Interconnects) [Che 00]., which allows process-sensitive and
layout-specific reliability estimates for fully laid-out or partially laid-out integrated
circuits. The performance is judged based on the results of a SPICE-level circuit
simulator, whereas reliability is assessed using ERNI.
Figure 1.6 shows a flowchart describing the way in which ERNI operates. ERNI
extracts the interconnects from the circuit layout. and identifies highly-reliable or
immortal interconnects based on increasingly more complex reliability analyses. The
less-reliable or mortal interconnects are ranked according to their reliabilities using a
42
conservative default model for reliability estimation, and the reliability of the least
reliable trees is assessed in detail using electromigration simulation tools. ERNI interacts
with the computational tools GGSim [Wal 92, Fay 00] and MIT/EmSim [Ems, Par 97].
GGSim simulates the grain structure evolution in interconnects as a function of materials,
processing, and geometry. MIT/EmSim predicts the electromigration-induced stress
evolution and hence the reliability of interconnects based on the Korhonen model, as
described in section 1.5.
ERNI is written in JAVA as a "plug in" client extension to MAJIC, which is a
distributed VLSI layout editing tool written entirely in Java [Che 00]. MAJIC is based on
MAGIC [Mag 85], a VLSI layout tool developed at UC Berkeley, but extends its
functionality to support distributed design and collaboration. Users can view, edit, and
share layouts via any Java-enabled World Wide Web browser.
The models and modeling methodologies that form the basis for the reliability
assessment carried out by ERNI, were the primary results of the research described in this
thesis.
1.8 Goals of the Thesis
The goal of this thesis is to provide modeling, simulation, and experimental
background for ERNI. This includes gaining an understanding of the reliability of
interconnect trees as opposed to simple, straight. stud-to-stud interconnects.
We have extended and experimentally verified the understanding of
"immortality", which has been demonstrated and analyzed for straight stud-to-stud lines,
to arbitrarily complex interconnect trees. Using the immortality concept for filtering
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algorithms that identify trees which are immune to electromigration failure leads to a
hierarchical approach for reliability assessment. To complete a circuit-level-reliability
analysis, it is also necessary to estimate the lifetimes of the mortal trees. We have
extended our electromigration simulation tools to allow modeling of stress evolution and
failure in arbitrarily complex trees. However, these simulations require intensive
computation, and should only be used for the least reliable trees. For other mortal trees, a
conservative default model is needed. We suggest a simple default model based on the
analysis of individual nodes in trees. Default models, immortality filters, and simulations
have been validated through comparison with electromigration experiments on basic tree
structures, such as lines broken into two segments with different currents in each
segment, as well as "L"- and "T"-shaped interconnects.
1.9 Organization of Thesis
In Chapter 2, we discuss the differences in reliability between straight, stud-to-
stud interconnects and interconnect trees with active and passive reservoirs for metal
atoms [Tho 99a, Hau 00b]. We have explored the effects of reservoirs through
simulations of the stress evolution and voiding in trees, and through electromigration
experiments on simple tree structures, such as "L"- and "T"-shaped interconnects. We
have also performed electromigration experiments on straight lines with an additional via
in the middle of the line, which allows to pass currents of different magnitudes and
directions through the different limbs of the trees. A detailed description of the
modifications of MIT/EmSim can be found in Appendix A.
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In Chapter 3, we discuss immortality filters for identifying interconnect trees that
are immune to electromigration-induced failure [Rie 98a, Cle 99]. We report on the
effectiveness of the filtering algorithms by applying them to full microprocessor layouts.
A hierarchical approach to circuit-level reliability assessment, based on the use of the
filtering algorithms, is proposed. We have verified the concept of immortality in trees by
performing electromigration experiments on saturation effects "L"-shaped interconnects
[Hau OOd].
In Chapter 4, a default model for estimating the reliability of mortal interconnect
trees based on nodal reliability analyses is presented [Hau OOb]. We found that the
reliability of trees can be conservatively estimated by considering void-growth and void-
nucleation limited failures at interconnect junctions, depending on geometry and current
configuration. We have verified the default model through comparison with lifetime
experiments on simple trees with junctions and different line widths stressed with
different current-density configurations and at different temperatures [Hau OOc].
Finally, chapter 5 contains a summary of the results of the previous chapters.
along with a discussion of their implications with regard to the design of IC's of
improved performance and high overall reliability [Tho 99a, Tho 99b, Tho 00]. This
chapter also contains suggestions for future research.
Research that was not directly related to the main goal of this thesis (which is the
development and testing of models for tree-based circuit-level reliability analyses) has
also been carried out, and is described in Appendices B through F. The results on
modeling of the effects of changes in the mechanical properties of dielectric materials on
electromigration is summarized in Appendix B [Hau OOe]. Electromigration depends on
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the microstructure and texture of interconnects [Kno 91], which, in electroplated Cu
films, evolves at room temperature after deposition [Tom 85]. In Appendix C, results
from in-situ TEM studies and a kinetic analysis of the "self-annealing" of Cu thin films
are described [Hau OOa]. In Appendix D, we summarize calculations of the energy-
minimizing texture resulting from annealing of Cu damascene structures [Hau 99].
Modeling the effects of particles on the grain structure evolution in thin films and the
consequences for interconnect reliability are discussed in Appendices E and F [Rie 99,
Rie 98b, Rie 98c]. Experimental and modeling work on grain growth in patterned Al thin
films is described in Appendix F.
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Chapter 2 Electromigration in Interconnect
Trees
2.1 Background
Significant progress has been made in understanding the basic phenomenology
observed in straight via-to-via lines, where quantitative predictions of interconnect
lifetimes can be made as a function of current density, temperature, and interconnect
microstructure. However, while straight via-to-via interconnects are common in
interconnect circuits, they represent only a subset of interconnect configurations that
appear in real integrated circuit layouts. More commonly, interconnects have junctions
and narrow-to-wide transitions, and can have complexly connected straight segments. It
is important to define a general interconnect unit which represents all possible layout
configurations, and analyze the reliability of circuits through analyses of these reliability
units. An interconnect "tree" provides such a unit [Rie 98a], where a tree is defined as
continuously connected high conductivity metal, within one layer of metallization. bound
by contacts or vias filled with diffusion barriers (see figure 1.5 (a)). Interconnect trees
can have any number of junctions. The common approach to assessment of the reliability
of a tree is to break the tree up into segments, as shown in figure 1.5 (b), and estimating
the reliability of each segment separately using the results from straight stud-to-stud
lines. This approach is generally inaccurate, and overly conservative at best, because the
different parts of the tree can not assumed to be independent of each other. Rather,
material can diffuse freely within a tree, thereby coupling the stress evolution in different
parts of the tree.
The simplest interconnect tree is a via-to-via line such as the one shown in figure
1.1 and as discussed above, and will be referred to as "I's". The next simplest tree is a
straight line with vias at both ends and a third via elsewhere in the line, and will be
referred to as "dotted I's". The "L" structure is elbow-shaped, and has vias at the ends
and at the corner, and as we will see, behaves similarily to the "dotted I's". A tree with a
"T" shape has vias at the three line ends and at the junction, and will be called "T's".
"T's" have three straight interconnect segments or "limbs", where a limb is defined is a
straight segment that has a via, contact or junction at both ends, with no other junctions or
vias, contacts or junctions. The limbs of a tree can have different lengths, i. and carry
different current densities, ji. In the general case a tree has n limbs.
The challenge addressed in this chapter is to extend the understanding developed
for interconnect "I's" to an understanding of the reliability of general interconnect trees,
by considering the failure kinetics of trees through simulations based on the Korhonen
model and through electromigration experiments.
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Figure 2.1: The Sequence of events leading to failure at a node with two active limbs.
(a) A hydrostatic. tensile stress builds up in the line under the via. (b) If the tensile stress
exceeds a threshold value, on,,,, a void nucleates and relieves the stress around the void.
The void grows, but the electrical resistance of both lines has not increased significantly.
yet. (c) Once the void passes the edge of the via. the via and the line are no longer
connected by a high-conductivity path, as shown in (d), and the resistance of the lines
increases. (e) Evolution of the stress profiles near the via. () Resistance increase. AR, as
a function of time. The rate of resistance increase eventually decreases due to back stress
effects.
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2.2 Computer Simulation of Electromigration in Trees
The Korhonen model [Kor 93] describing the electromigration-induced stress
evolution in interconnects was originally proposed for straight-line interconnects. The
model was extended to elbow-shaped interconnects as well as intersections of
interconnects [Rie 98a, Cle 99]. Elbow-shaped interconnects and interconnect
intersections can be treated in a similar manner to straight-line interconnects, because the
hydrostatic stress along the length of a diffusion path (averaged over the line cross
section) is considered. Experiments on simple tree structures of different shapes validate
these assumptions, as described in section 2.4. The effects of bends and intersections can
be captured by a spatially-varying effective elastic modulus, B. As shown in Appendix
B, B can be determined by calculating the hydrostatic stress as a function of sets of
homogeneous dilational free strains. Thermal stresses are similar to stresses induced by
free strains in the x-. y-, and z-direction. It has been shown through finite element
modeling that the volume-averaged hydrostatic component of thermal stresses in
passivated "L"- and "T"-shaped interconnects varies by less than 15% along the
interconnect [She 99]. Using this result in an analysis similar to the one shown in
Appendix B, B also varies less than 15% along the interconnect, and therefore the effect
of bends and intersections on electromigration is small. These results also show that
bends and intersections affect the stress evolution only locally, and that these effects are
neglegible considering the total interconnect length.
We simulated the effect of electromigration on interconnects using our
electromigration simulator MIT/EmSim [Ems, Par 99]. MIT/EmSim is a I D-
electromigration simulation based on the Korhonen model [Kor 93]. When the
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diffusivities are input into MIT/EmSim, the atomic fluxes and stress evolution in the
interconnect are calculated as a function of current density and temperature. We
extended MIT/EmSim to allow the simulation of the effects of electromigration in
interconnect trees. A typical failure scenario occurring at junctions in trees is shown in
figure 2.1 (a) to (d). In this example, electrons are flowing from the top via into the
interconnect to the left and to the right. A tensile stress peak develops at the junction, as
shown in figure 2.1 (e). When the stress exceeds the critical stress necessary for void
nucleation, a void forms, as shown in figure 2.1 (b), which relieves the stress around the
void. The resistance of the lines, shown in figure 2.1 (f), does not immediately increase.
Only after the void grows to a size large enough to isolate the via from the low-resistivity
metal, as shown in figure 2.1 (c), does the resistance start to significantly increase. This
happens because the current is forced to flow through the higher-resistivity shunt layer.
Upon further stressing, the void grows and the resistance continues to increase as shown
in figure 2.1 (f). Eventually, void growth slows down because of increasing back stress
effects due to compressive stresses at the line ends. If a via is represented in the
simulation by only a single junction cell, the exact void position under the via is not taken
into account, which can lead to an overly optimistic reliability prediction. In this case, to
be truly conservative, it is necessary to assume that voiding at the via leads to an
immediate resistance increase in the connecting strands, which has been assumed in the
following discussion. A detailed description of the modifications of MIT/EmSim can be
found in Appendix A.
In the modeling and simulations for Al(Cu) described below, we used the
following materials parameter, as described in reference [Par 99]: Q = 1.66x 10' 29 m '3, B
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= 50 GPa, DAI,bamboo,o = 1.49x 104 m2 /s, and AHAI,bamboo = 0.9 eV,
DAPgb. = 1.9x10 -m /AH, sPu =0.6eV, DSa =1.9x1IO 5m2 /s, AH sa,
' ,Ag ' AI,gb,O Algb = 0.8eV,
AHB = 0.25 eV, the effective charge number for aluminum Z = 4, and the effective
charge number for copper Zcu = 12. The effective diffusion coefficient of the
interconnect is the diffusivity normalized to correspond to the entire line cross section. In
polygranular regions, grain boundaries provide the dominant diffusion paths, and the
effective diffusion coefficient is approximated by the product of the grain boundary
diffusivity and the ratio of grain boundary width and line width, assumed to be lx10-5
[Kor 93]. Similarily, in bamboo regions, surface and interfaces provide the dominant
diffusion paths, and the effective diffusion coefficient in bamboo regions is obtained by
multiplying the diffusivity by the ratio of interface thickness and line thickness, assumed
to be 4x 10-5 [Sri 99].
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Figure 2.2: Simulated hydrostatic stress profiles for different times before and after void
nucleation. The arrow indicates the direction of the electron flow. (a) A limb in the
center does not affect the stress evolution, whereas an inactive limb at the electron source
side acts as a reservoir for metal atoms, as shown in (b). Similarly, a limb on the electron
sink side would act as a sink for metal atoms. An electric current in the additional metal
limb can decelerate (c) or accelerate (d) the stress buildup. The stress conditions are j =
2x106 A/cm 2 and T = 2500 C.
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2.3 Simulation Results on Simple Tree Structures
In stud-to-stud lines, which are completely encapsulated by a rigid dielectric,
atoms accumulate at the anode leading to a compressive stress, and atoms are depleted at
the cathode end leading to a tensile stress, as shown in figure 2.2 (a). As the tensile stress
rises during electromigration stressing, it eventually exceeds a critical stress for void
nucleation, and a void forms. In this case, the void will grow at the cathode end of the
line causing the current to flow through the shunt layer, thereby leading to an increase of
the electrical resistance of the line. We will now discuss the effects of passive and active
reservoirs on the stress evolution in interconnects, how reservoirs affect the steady-state
stress distribution, and, finally, how reservoirs affect voiding in interconnects.
2.3.1 Passive Reservoirs
The additional metal limb in the middle of the line in the "T" structure does not
significantly affect the stress evolution in the line because the limb is located at a stress-
neutral point, shown in figure 2.2 (a). However, if the additional metal limb is at the
cathode end of the line, the buildup of tensile stresses is slowed, as can be seen in figure
2.2 (b), because the passive reservoir acts as a source for metal atoms. This results in a
longer lifetime of the interconnect. Similarly, a passive reservoir at the cathode end acts
as a sink for metal atoms, slowing the buildup of compressive stress. Passive reservoirs
provide an example in which the reliability prediction based on the assessment of the
separate segments of a tree, as shown in figure 1.5 (b), is overly conservative.
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Figure 2.3: Simulated hydrostatic stress profiles for different times for the stress
condition j = 5x 105 A/cm 2 at T = 250°C. The arrows indicate the direction of the electron
flow. (a) The stress stays below the critical stress necessary for void nucleation, and
eventually a steady state is reached. (b) The steady-state stress distribution in the case of
a "dotted-I" structure with different current densities in each limb. (c) A passive limb at
the anode slows the buildup of compressive stresses, but the maximum tensile stress at
steady state is larger than in the case without a reservoir.
2.3.2 Active Reservoirs
The effectiveness of the additional metal limb can be altered by passing a current
through it. It is then called an "active" reservoir. For an active reservoir at the cathode
end of the line, electron flow toward the via slows down the buildup of the tensile stress
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even further, see figure 2.2 (c), whereas an electron flow away from the via accelerates
the buildup of the tensile stress, as shown in figure 2.2 (d).
2.3.3 Steady State
For low current densities and/or short interconnects, electromigration-induced
stresses stay small enough that no void nucleation occurs. As shown in figure 2.3 (a), a
linear steady-state stress distribution is eventually reached. Similarily, if different current
densities flow through the different limbs of the tree, a steady state can still be reached, as
shown in figure 2.3 (b). The slopes of the stress profiles at steady state are proportional
to the current densities. As can be seen in figure 2.3 (c) and as discussed above, a passive
limb at the anode acts as a sink for metal atoms, and slows the buildup of compressive
stresses. However, the limb also allows more atoms to be transported toward the anode,
so the tensile stress at steady state is higher than in case (a).
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Figure 2.4: (a) to (c): simulated hydrostatic stress profiles for different times for the
stress condition j = lx106 A/cm2 at T = 250°C are shown. The arrows indicate the
direction of the electron flow. (a) The stress evolution in an "I" structure in which a void
nucleates and grows to saturation. (b) The stress evolution in the case of a "dotted-I"
structure. (c) The stress evolution in the case of a passive limb at the anode. (d) The
void lengths as a function of time for the cases shown in (a), (b), and (c).
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2.3.4 Voiding
If the tensile stress exceeds a threshold value, a void nucleates and relieves the
stress around the void, as shown in figure 2.4 (a). The void grows until saturation effects
due to back stress occur. Figure 2.4 (d) shows the void length as a function of time. As
in the case without voiding, the stress profile is linear at steady state. Figure 2.4 (b)
shows the stress evolution in the case when different parts of the tree carry different
current densities, and voiding occurs. As shown in figure 2.4 (c), a passive limb at the
anode allows more atoms to deplete from the cathode, so that the void at steady state is
more than twice as large as the void in the case without a reservoir. The steady-state void
size depends on the size of the reservoir.
2.4 Lifetime Experiments on Active and Passive Reservoirs
To test simulations of the reliability of trees, and to build the experience and
database needed to develop analytic reliability models, we have tested the reliability of
simple interconnect trees. We have designed test structures that allow the testing of
"dotted I's", lines with bends ("L's" and "U's") as well as lines with junctions, leading to
"T" shapes. In all cases, bends or junctions are connected to another layer of
metallization (through a W-filled via), so that each segment within these simple trees can
be made to carry different currents, including zero current (in order to test the effects of
passive reservoirs). The interconnects were made of A(O.5wt%Cu) terminating in
tungsten vias. The line widths of the electromigration samples were 0.27 and 3.0 gm,
respectively. The samples were fabricated in the Advanced Technology Group (ATG)
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Figure 2.5: A cross section of the electromigration test structures.
clean-room facility of National Semiconductor. The wafer-level electromigration
experiments were performed at MIT, and the package-level electromigration experiments
were performed in collaboration with National Semiconductor (at National
Semiconductor's ATG facilities).
2.4.1 Fabrication of Test Structures
The electromigration samples were AI(O.5wt%Cu) interconnects terminating in
tungsten-filled vias. The samples were fabricated by thermally oxidizing p-doped [100]-
oriented Si wafers, and subsequently depositing the first metallization stack (MTI)
consisting of I 00o Ti / 200A TiN / 3500A AI(Cu) / 40A Ti / 375A TiN. After patterning
the metal using reactive-ion etching, SiO 2 was deposited as an inter-level dielectric
(ILDI), and planarized by chemical-mechanical polishing (CMP). A cross section of the
interconnect is shown in figure 2.5. W-filled vias were formed by etching via holes into
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the ILDI, depositing W by chemical vapor deposition, and subsequent CMP of the W
leaving W only in the via holes. The second metallization stack (MT2) with the same
sequence of materials and thicknesses as MTI was deposited, patterned, and passivated
with SiO2 (ILD2). ILD2 was planarized by CMP, and windows were opened over the
bond pads. An additional I m thick film of AI(Cu) was deposited and patterned over
the bond pads in order to improve the quality of the wire bonding.
Finally, the wafers were diced. For package-level testing, the die were packaged
in ceramic packages and cured at a maximum temperature of 350°C for one hour. The
bonding pads were connected to the package pads using gold wires, and the packages
were sealed under forming gas.
2.4.2 Electromigration Testing Procedure
Preliminary electromigration experiments at wafer-level were performed at MIT.
The objectives of these experiments were (i) to find a testing procedure for interconnect
trees, and (ii) to identify the emerging issues when dealing with interconnect trees instead
of two-terminal, straight-line interconnects. During electromigration tests of trees,
different limbs of a tree simultaneously carry different currents, which requires changes
in the conventional test setup for two-terminal devices proposed by Thompson et al. [Tho
86].
After the preliminary test, we performed large-throughput package-level
experiments to obtain statistically significant results. The ensemble size of each test was
about 20 specimen. In the following sections, we will describe the experimental
procedure for wafer-level and package-level electromigration experiments.
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Figure 2.6: The electrical circuit of the electromigration test system. For clarity, the
voltage sensors of the power supply, which are connected to the contact pads, were
omitted in the drawing.
2.4.2.1 Wafer-Level Experiments
Constant-voltage electromigration lifetime tests were performed forcing an initial
current density of j = 2x106A/cm2. An HP 6205C dual DC power supply with remote
voltage sensing was used in order to maintain good load regulation, and the current was
measured using a Keithley DMM 2000 digital multimeter. The circuitry is sketched in
figure 2.6. The temperature during the test was maintained at 300 + 40C using a closed-
loop temperature control system with a Eurotherm 983 Digital Indicating Controller, and
a resistance heater under the wafer chuck which is 5 inches in diameter.
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2.4.2.2 Package-Level Experime nts
The package-level electromigration experiments were performed in a QualiTau
MIRA electromigration test system [Qua], and two devices under test (DUT's) per
package were stressed simultaneously. After heating the packages from room
temperature to the test temperatures, which ranged from 250 to 350"C, the system was
allowed to equilabrate for one hour. The lines were then stressed by forcing a constant
current and monitoring the voltage drop over the interconnects. The voltage over each
device was measured every minute, and recorded if the change exceeded the previously
recorded measurement by 1%. The samples did not have additional, adjacent metal lines
for detecting metallic extrusions, but we verified that no extrusions formed through post-
mortem optical inspection.
2.4.3 Joule Heating Measu rements
Stressing interconnects at high current densities can result in significant Joule
heating. Different current densities in different limbs of an interconnect tree as well as
connections through vias to upper and lower metal layers can result in highly non-
uniform temperature profiles. These temperature gradients can be the origin of mass-flux
divergencies, because the diffusivity is strongly temperature-dependent. To minimize
these effects, we kept the average temperature increase due to Joule heating below 20 C at
any time. The average Joule heating of the whole interconnect at test temperature was
estimated by first measuring the temperature dependence of the resistance at low current
densities (in order to have only a negligible amount of Joule heating), and then measuring
the resistance as a function of current density at test temperature.
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Figure 2.7: The electrical resistance of 0.27gm- and 3.0gm-wide lines as a function of
temperature determined through a four-point measurement by applying a current density
of 0.5x 105A/cm 2 and measuring the voltage drop over the line.
The temperature coefficient of resistance, TCR, is the fractional change in the
electrical resistance, AR, of the metal line due to a change in temperature, AT, at a given
temperature T [Sch 94],
I ARTCR(T) = .
R(T) AT (2.1)
The TCR varies with temperature, and a TCR at one temperature can be related to a TCR
at another temperature by [EIA 95]
TCR (T') = TCR(T)
1 + TCR(T) (T'-T) (2.2)
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Figure 2.8: Average temperature rise due to Joule heating as a function of current
density in 0.27gm- and 3.0gm-wide lines. The die were heated to 3000C.
Figure 2.7 shows the temperature-dependence of the electrical resistance for 3.0gm and
0.27gm-wide lines, which was measured using a four-point-probe configuration and
forcing a current density of j = 0.Sxl0 5A/cm2. The resistance change is proportional to
the temperature change for temperatures ranging from 250 C to 350"C. Using equation
(2.1), we obtain TCR(25 0C) = 3.3x10-3K-' for the 0.27gm-wide lines, and TCR(250 C) =
3.5x10-3K'1 for the 3.0gm-wide lines. We then measured the increase of the electrical
resistance with increasing current density due to Joule heating at 3000C. Correlating the
resistance increase due to Joule heating with the temperature-dependence of the
resistance, shown in figure 2.7, the average temperature increase of the interconnect as a
function of current density can be estimated, as shown in figure 2.8.
For the same current density, the temperature increase in the wide lines is
significantly larger than in the narrow lines, because cooling of the wide lines through the
substrate occurs in a quasi one-dimensional manner, whereas the narrow lines are cooled
in a quasi two-dimensional manner. In order to keep the Joule heating of the lines below
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Figure 2.9: Lifetimes measured in experiments on simple interconnect trees with only
one segment or limb carrying current. The lines were stressed with a current density of
2x 106 A/cm2 at 350°C. The arrows indicate the direction of the electron flow.
AT = 20C, we kept the current densities in the 0.27gm-wide lines below 3.4 MA/cm 2, and
the current densities in the 3.0Om-wide lines below 1.3 MA/cm 2.
2.4.4 Results on "I"-, "L"-, "U"-, and "T"-shaped Interconnects
First results of preliminary wafer-level electromigration experiments are shown in
figures 2.9 and 2.10. These figures show results from highly accelerated tests on "L",
"U", and "T" structures. Figure 2.9 shows results from structures tested with just one
active (current carrying) limb. The active limb in these structures is 500im long, and the
inactive limbs are 250tm long. The current density in the active limbs was 2x 106A/cm2.
with electron flow in the directions indicated by the arrows. The tests were conducted at
3000 C. The time to failure was defined as the time at which the resistance of the structure
(as measured in the active limb) had increased by 5%.
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Figure 2.10: Comparison of lifetimes for populations of "L"-shaped interconect trees
with only one or both limbs carrying current. The lines were stressed with a current
density of 2x 106 A/cm 2 in the long limb, and the current density in the active reservoirs
was 5x 106 A/cm2. The temperature was 3500 C.
Figure 2.10 compares results from "L" structures with one or both limbs active
and with different current-direction configurations. The reported lifetimes are again the
times at which the resistances in the longest limbs had increased by 5%. When the
shorter limbs were active, they carried one fourth of the current density in the longer
limbs (which was again 2x 106 A/cm 2). The tests were conducted at 300°C.
In all cases, the resistance of the monitored limb was essentially unchanged
during most of the lifetime of the lines. There was an abrupt increase in the resistance by
5 to 10% at the end of the life of the test structures. These abrupt increases are thought to
occur when voids grow to be large enough to extend beyond the edges of the cathode
vias.
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2.5 Discussion
As expected, and as simulation results suggest, electromigration-induced effects in
interconnect trees differ in several ways from electromigration-induced effects observed
in single straight stud-to-stud interconnects ("I" structures). The stress and void
evolution and therefore the failure processes in trees are more complex than in "I"
structures.
The results of experiments on interconnects with passive reservoirs, as shown in
figure 2.9, illustrate the importance of inactive limbs which serve as reservoirs from
which atoms replace electromigrating atoms. Likewise, the results of experiments on
interconnects with active reservoirs, as shown in figure 2.10, illustrate the importance of
the electronic current configuration. Using models that assume that only the
electromigration-induced atomic flux contributes to the reliability of the nodes in these
structures, would be conservative.
The ordering of the lifetime results in figures 2.9 and 2.10 s consistent with the
results from simulations discussed in Sections 2.3.1 and 2.3.2 in that the ordering of the
maximum stresses corresponds with the ordering of the observed lifetimes. This round of
experiments suggests that the basic understanding of tree reliability as captured by the
application of equation (1.19) in simulations, is valid. To explore tree reliability in more
detail, we performed more electromigration experiments on simple tree structures using
different temperatures, current densities, and linewidths. The results of these experiments
are discussed in Chapter 4, where we also discuss the effects of active and passive
reservoirs on lifetime in more detail.
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Our simulations of electromigration suggest that a steady state, which has been
observed in "I" structures, also occurs in interconnect trees. For low current densities and
short interconnects, a steady state is reached before voiding occurs, and the tree is
immune to electromigration-induced failure. Likewise, if voiding does occur, and the
current can continue to flow through shunt layers which do not electromigrate, a steady
state can be reached with voids in the interconnect. The voids lead to an increase in the
electrical resistance of the tree. If this resistance increase is within acceptable limits, the
tree can again be considered immortal. In the next chapter, we report on experiments
demonstrating the occurance of saturation effects in trees, and we suggest means for
using the immortality concept to facilitate reliability assessments of large layouts.
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Chapter 3 Immortality Filters for Identifying
Immune Interconnect Trees
3.1 Background
There has been an increased interest in developing new techniques for making
realistic reliability assessments during the design and layout process (RCAD), so that
analyses concerning reliability can be fed back into the design and layout process
immediately. Reliability analyses applied in an RCAD framework can take into account
the details of a layout and of circuit operation in order to achieve optimum performance
while retaining high overall reliability. RCAD makes frequent reliability assessments for
a large amount of interconnect necessary, so that a computationally efficient and flexible
strategy for the assessment of interconnect reliability is needed.
To facilitate RCAD, we propose the concept of Hierarchical Reliability Analysis,
which gives a computationally manageable approach for making circuit-level, layout-
specific reliability analyses [Rie 98a]. This approach applies filtering algorithms to
identify interconnect trees which are immune to electromigration-induced failure. In this
chapter, the filtering algorithms are described [Rie 98a, Cle 99], the effectiveness of the
filtering algorithms is demonstrated by application to typical layouts, and the concept of
immortality in interconnect trees (as opposLd to simple, straight-line interconnects) is
verified experimentally through electromigration experiments on saturation effects in
"L"-shaped interconnects [Hau OOd]. Finally, we discuss a hierarchical approach to
circuit-level reliability analyses.
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Figure 3.1: Steady-state stress distributions in "I"-shaped and "L"-shaped interconnect
trees. The additional limbs are passive in the "L"-shaped structures. The arrows indicate
the direction of the electron flow. The line length, L2, is 50,um, the reservoir length, Li,
is 25gm, and the current density, j2, is lx 10 6A/cm 2 .
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Figure 3.2: Steady-state stress distributions for the path through an "L"-shaped
interconnect, in which both limbs are active. The arrows indicate the direction of the
electron flow. The line length, L2, is 50gm, the reservoir length, LI, is 25gm, the current
density in the line, jl, is 0.5x10 A/cmn, and the current density in the reservoir, j2, is
Ix 106A/cm 2.
3.2 Immortality Filters
In section 1.2.2, the immortality of simple, straight, stud-to-stud interconnects ("I"
structures) was described. We will now extend this understanding of immortality to
arbitrarily complex interconnect trees. We consider a tree which has n limbs. Each limb
has a length L and width wi, and carries a current density ji. We will first discuss the
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steady state without void nucleation [Rie 98a], and then the steady state resulting from
saturation of void growth [Cle 99].
3.2.1 Steady-State Stresses in Interconnect Trees
We will first consider a straight-line interconnect, as shown in figure 3.1 (a), and
the effect of a passive reservoir at the electron-source side (figure 3.1 (b)) and at the
electron-sink side (figure 3.1 (c)), respectively, on the steady-state stress distribution. We
will then consider the case in which the reservoir is active, as shown in figure 3.2 (a), and
located anywhere along the line, as shown in figure 3.3 (a), which is a "T" structure.
Finally, we generalize the results to arbitrarily complex trees.
Consider the "L" structure shown in figure 3.1 (b) where limb I is not carrying a
current. The inactive limb I will serve as a reservoir of material, and will slow the rate of
increase of the stress at the via at the corner. Similarily, if limb 1 is located at the
electron-sink side, the passive reservoir acts as a sink for material. The steady-state stress
profiles in both cases, as well as for the case without reservoir, are shown in figure 3.1
(d). If limb 2 has the same current density, j 2, in all three cases, the slope of the stress
profiles will be the same, and if in addition the length of limb 2, L2, is the same, the
maximum stress difference, A, is also the same, given by
A *P 2L) (3.1)
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Figure 3.3: Steady-state stress distributions for two paths through a T-shaped
interconnect tree, in which all limbs are active. The arrows indicate the direction of the
electron flow. The lengths of the limbs are LI = 25gm, L2 = 15gm, and L3 = 35gm, and
the current densities are j = 0.3x 1 06A/cm 2, j2 = 0.7x 106A/cm2, and j3 = I.Ox 106A/cm 2.
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where p is the electrical resistivity, q = Z*e is the effective atomic charge, Z is the
effective atomic charge number, and e is the fundamental charge, and Q is the atomic
volume. However, the absolute stress values are different in the three cases. A reservoir
at the cathode can lead to higher compressive stresses, and a reservoir at the anode can
lead to higher tensile stresses. The calculation of the absolute stress values is discussed
later. For now, we will focus on the differences in stresses.
If limb I in figure 3.2 (a) is active, and electrons flow from limb I to limb 2 and
out of the anode end of limb 2, the steady state stress will be as shown in figure 3.2 (b).
In comparison with the case of a passive reservoir, as shown in figure 3. 1 (b), the stress
profile will be unchanged in limb 2, but the maximum tensile stress will be higher and
will occur at the cathode end of limb 1. The steady state stress difference is given by
A = Z'e ,L, + j2L (3.2)
Consider the T of figure 3.3 (a). The steady state can be analyzed by considering
the paths between any two nodes. We will discuss the case in which the electron flow
from limbs I and 2 into and through limb 3. The steady state profile for the path from the
cathode of limb I through the anode of limb 3 is shown schematically in figure 3.3 (b),
and the profile for the path from the cathode of limb 2 to the anode of limb 3 is shown in
figure 3.3 (c). The steady state stress differences for these two paths are
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AO 1-3 -= L, + j 3L 3) (3.3)
and
AO 2-3 - Ze 0 2L2 + j3L3 ) . (3.4)
The maximum stress difference is then given by the path that has the highest sum of the
jL products, summing over the limbs in the path,
AG Z*e (jL)eff (3.5)
with
(jL)eff max ( jkLk (3.6)
all junction
pairs i.j
The sum in equation (3.6) is taken over all limbs connecting junction i with junction j.
This result is general for trees with n limbs.
The absolute magnitude of the steady state stress anywhere in the tree can be
found, if the stress at a single reference location can be determined. If we choose the
cathode of limb I as the reference location, the stress as a function of distance from the
cathode in limb I is
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O (x,)=o rf + ax, (3.6)
and the stress as a function of distance from the junction between limb I and 2 in limb 2
is
(X 2)= ( rf + a,L, )+ a2x, (3.7)
where
a , -Q Ji 
In the general case,
a i =ref + ax, + b,,
with
i-1
J
(3.8)
(3.9)
(3.10)
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The value of chef can be determined by requiring mass conservation so that the total
number of atoms in the initial state, Ninitial, is the same as the total number of atoms in the
steady state, Nss, where
N = total number of atoms = c(x) dV, (3.11)
tree
where the integral is taken over all the limbs of the tree. c is the atomic concentration
(#/volume) which is related to the stress by equation (1.8), so that
Nbefore =cO ep(- ) FIA, (3.12)
and
N, =Co B ex _ -ex ii , (3.13)
where A is the cross section of the line. Given ref a teil and a comprese can be
determined for the tree, and it can be determined if voids can nucleate and if the dielectric
will fail.
The steady-state stress profiles are independent of the microstructure of the
interconnects, because the steady state is not affected by the diffusivity nor by the stress-
dependence of the diffusivity. Likewise, the steady-state stress profiles are independent
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of the presence of alloys, because the redistribution of the low number of alloy atoms
does not lead to a significant stress change.
3.2.2 Steady-State Stresses with Voiding in Interconnect Trees
In the preceding discussion, we have focused on the steady state condition
without void nucleation. If we instead consider the steady state that results from void
growth saturation, the analysis remains the same. In this case, the void will be at the
cathode with the highest negative voltage. The stress at the void surface is essentially
zero, and it is convenient to define Gref as zero at this node. In this case, the atoms that
cause the electromigration-induced stress gradients are supplied by the growth of the
void. The number of atoms removed to form the void is given by Ninitial-Nss, with Nimtial
and N,, as defined in equations (3.12) and (3.13). This can be related to a void volume
and to a resistance change, ARmax, so that compressve and ARlax can be calculated for
comparison with the values that define mortality.
3.3 Effectiveness of Immortality Filters
3.3.1 Background
We will now demonstrate the effectiveness of the first filtering step by applying it
to typical microprocessor layouts. The first filtering step is based on the calculation of
the steady-state stresses without void nucleation, as discussed in section 3.2.1. Using
equation (3.5), an upper limit for the electromigration-induced stress increase in a tree
can be calculated. If the effective current-density line-length product, (jL)f-, is below a
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critical product necessary for void nucleation, (jL)c,n, the tree will be immortal.
Assuming an upper bound for the current density in the whole circuit, jma, (jL)eff can be
conservatively estimated by
(jL)ef = jLj ) < jimaxLtx (3.14)
with
L max k .(3.15)
all junction
pairs l.j ( k
Lm,, is the maximum of the smallest distances between two junctions, taken over all
junction pairs. A tree is immortal if L,,na < (jL)cnt / jmax = Lrit. In the next section, we
will describe a tool set developed to extract the distribution of Lnax for each layer of
metallization from a layout. We will then discuss Lx distributions extracted from
microprocessor layouts, and demonstrate the effectiveness of the immortality filters.
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3.3.2 Tool Set for Calculating Lm,,x-Distribution
Figure 3.4 shows the steps necessary for extracting the L,,,ax distribution. Starting
with the physical layout, the cell hierarchy is removed by flattening the layout, as shown
in figure 3.4 (a) and (b). Then, an extraction tool, XT, extracts all interconnect trees, i.e.
all overlapping and abutting metallic rectangles within one layer of metallization. An
example for such a structure is shown in figure 3.4 (c). The geometrical information in
form of rectangle coordinates along with information about sizes and positions of vias
and contacts are written into separate files. The extraction is done separately for each
layer of metallization. In the second step, L,,na is obtained for the trees in each layer of
metallization through the use of an analysis tool, ANT, as shown in figure 3.4 (d) and (e).
In the extraction tool XT, a simple and straightforward algorithm for identifying
trees, as described in by Ullmann et al. [Ull 84], is used, which essentially tests for
overlap of rectangle pairs. The calculation time required for this algorithm is O(n 2)
which means that the growth rate of the calculation time for larger layouts is not greater
than that of n2, where n is the number of rectangles. This algorithm is appropriate for the
small layouts discussed here, and could easily be improved by using well documented but
more complex methods [McC 80].
In order to determine Lnax, for each tree, the metallic rectangles are drawn onto an
internal bitmap, as shown in figure 3.4 (c). An interconnect graph is created by (i)
drawing connecting lines, which are crosses through the rectangles as well as lines
radiating from vias and contacts; (ii) creating "temporary vias" whenever two lines cross
(shown in figure 3.4 (d)); and (iii) finding the distances between all connected
neighboring vias, contacts, and "temporary vias". The shortest distances between all
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Figure 3.5: Distributions of the maximum via distances, Lnax, for the first two metal
layers in two microprocessor layouts. For Lci, = 200m, 92% of metal- trees and 88%
of metal-2 trees in case (a), and 95% of metal- I trees and 71% of metal-2 trees in case (b)
are identified as immortal to electromigration-induced failure.
connected vias and contacts are obtained by removing all "temporary vias", as shown in
figure 3.4 (e). Finally, a Floyd-Warshall algorithm is used to find the longest distance in
the graph, which is Lm, [Cor 96].
82
3.3.3 Results
Two typical examples for the distribution of Lmax are shown in figure 3.5 on
cumulative plots. The layouts were taken from publicly available microprocessors. In
the first layout, the first metal layer (metal-l) contained approximately 7300 trees, and
the second metal layer (metal-2) contained approximately 1000 trees. In the second
layout, metal-I contained approximately 2100 trees, and metal-2 contained
approximately 1000 trees. Taking the critical current-density line-length product for
aluminum interconnect trees as (jL)cnt = 2x103 A/cm [Kra 95], and assuming an industry-
typical maximum current density of jm,,, = l x 10 A/cm2 , the critical effective line length,
Lcrit, is 200gm. Using condition (3.14), we identified 92% of metal-I trees and 88% of
metal-2 trees in the first layout, and 95% of metal- I trees and 71 % of metal-2 trees in the
second layout as immune to electromigration-induced failure.
The algorithm's efficiency can be improved significantly if a more detailed
estimation of the maximum current density in the limbs of the trees is given. In this case,
the distances, , are weighted with the maximum current density for calculating (jL)eff
using equation (3.6).
3.4 Experiments on Saturation Effects in Trees
To test the concept of immortality of interconnect trees, we performed
electromigration experiments on passivated "L"-shaped Al(0.Swt % Cu) interconnects in
the first level of metallization. The interconnects under test were electrically connected
to the second layer of metallization through W-filled vias at the line ends and at the
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Figure 3.6: Sketches of the electromigration test structure and the current configurations
used in experiments. The arrows indicate the direction of the electron flow.
corner of the "L", as shown in figure 3.6. This allowed independent application of
currents of different magnitudes and directions in the two limbs of the "L". The short
limb was 0Sm long, the long limb was 500m long. The line width was 0.27Rm. The
metallization stack consisted of 100A Ti / 200A TiN / 3500A AI(0.5 wt % Cu) / 40A Ti /
375A TiN.
The samples were stressed in a QualiTau MIRA electromigration test system, at a
temperature of 350C, by forcing a constant current density of j = 8x lO5A/cm. The
voltage drops over the two limbs of the "L"-shaped interconnects were measured as a
function of time. Figures 3.6 (a) to (d) show sketches of the different current
configurations, which will be referred to as cases (A), (B), (C), and (D), respectively.
Processing of the electromigration samples and electromigration testing were done in
collaboration with National Semiconductor.
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3.4.1 Experimental Results
Figure 3.7 (a) shows the resistance increase as a function of time of the total line
(both limbs in series) for case (A). The resistance of the long limb does not change with
time, so that the resistance increase is solely due to voiding in the short limb. Figure 3.7
(b) shows the resistance increase as a function of time for the short limb for case (B).
The resistance increases for the short and long limb for case (C) are shown in figure 3.7
(c). Finally, the resistance increase for the long limb for case (D) is shown in figure 3.7
(d), and the resistance increase for the short limb for case (D) is shown in figure 3.7 (e).
In all four cases it was verified by post-mortem inspection that the passivation was intact,
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and no metallic extrusions had formed. Focussed-ion-beam microscopy (FIB) on a
representative subset of the samples revealed that the voids formed at the electron source
via.
3.4.2 Simulation Results
Figure 3.8 shows stress profiles for different times obtained using simulations for
cases (A) to (D). Numerically positive stresses are tensile. It was assumed that a critical
tensile stress of 350 MPa leads to voiding [Hau 00b]. Once the void passes the via, the
resistance of the interconnect increases. The resistance increase as a function of time is
shown in Figure 3.7.
3.4.3 Discussion
We will first discuss case (A), in which the electron current is constant along the
line. The W-filled vias at the line ends are sites of atomic flux divergence, leading to the
build up of hydrostatic stresses as shown in figure 3.8 (a). After a short incubation time,
the tensile stress exceeds the critical stress necessary for void formation at the cathode
via, and a void nucleates. Our simulations show that the void length initially increases
linearly with time, but then increases sublinearly (as shown in figure 3.7 (a)) when the
nonuniform stress fields at the ends pf the line begin to interact (figure 3.8 (a)). We
observed this saturation of the resistance increase in experiments. as can be seen in figure
3.7 (a).
In case (B), no electrical current is flowing through the long limb of the tree.
Compressive stresses build up around the center via, which is the anode in this case. The
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distance between the anode and cathode is only 50gm, so that the stress fields of the
anode and cathode interact early in the evolution, as can be seen in figure 3.8 (b).
However, the critical stress necessary for void nucleation is still reached at the cathode,
so that a void nucleates and the resistance increases due to void growth, as shown in
figure 3.7 (b). This is in agreement with the experimental results also shown in figure 3.7
(b). The rate of void growth is much slower than in case (A) because: (i) the
electromigration wind force is nearly balanced by the back stress force, which leads to a
nearly linear stress profile, and ii) diffusion into the long limb is solely stress-driven.
In case (C), electrons flow toward the center via in both limbs, so that
compressive stresses build up faster near the center via than in case (B). The stress
profile in the short limb evolves toward a linear, steady-state profile before the critical
tensile stress necessary for void nucleation is reached at the cathode, as can be seen in
figure 3.8 (c). In agreement with experimental results shown in figure 3.7 (c). the
resistance of the short limb does not change with time. As can be seen in figure 3.8 (c),
atoms are continuously pushed from the long limb into the short limb. so that the stresses
in the short limb eventually become compressive, but the stress profile stays nearly
linear. At the cathode end of the long limb. the tensile stresses quickly become large
enough to cause void formation, leading to an increase in the resistance which continues
until void growth saturates, as shown in figures 3.7 (c).
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Figure 3.9: Tihe void positions (a) obtained from simulation. and (b) and (c). as observed
in experiments. The full arrows indicate the electron flow, and tIhe dotted line indicates
the site of void nucleation. The void nucleates under the via, which is the site of the
largest tensile stress and largest flux divergence. The void grows into the short and long
limbs until saturation. The simulation conservatively predicts the void size because it is
assumed that the via is infinitesimally small.
Finally, in case (D), electrons flow through the middle via toward both outer vias
of the interconnect. A tensile hydrostatic stress builds up at the middle via until a void
nucleates. as shown in figure 3.8 (d). The void grows into the long limb as well as into
the short limb, until the back stress in the short limb becomes large enough to suppress
further growth of the void, as shown in figure 3.7 (). Void growth starts to saturate in
the long limb much later, so that a larger resistance increase is observed in the long limb.
89
I
,.-
I
Vb
We believe that the experimentally observed variations of steady-state resistances of the
short limb are due to variations in void shape and location. If the void nucleates in the
short limb rather than in the long limb, the resistance is larger. The variation in the rate
of approach to the steady state, as shown in figure 3.7 (e), is attributed to a variations in
the void shape [Ata 98], which is not captured in the simplest version of our simulation.
To optimize performance of integrated circuits while retaining a high overall
reliability, reliability assessments have to be conservative and as accurate as possible.
With a single set of input parameters, our simulation can be used to make conservative
predictions of the resistance increases associated with electromigration-induced void
nucleation and growth. As shown in figure 3.7, the experimentally observed resistance
increases are smaller than the resistance increases obtained through simulation. The
simulation results are generally accurate, and in the cases in which they deviate from the
experimental results, the simulation predicts the worst case resistance increase. This is
the result of having built in worst case assumptions about the void locations in the
simulation. For example, in case (D), the void is assumed to immediately span the line
and to nucleate under the center via, and simultaneously grow into the long and short
limbs. In the simulation, the vias are assumed to be infinitesimally small, as shown in
figure 3.9 (a), so that the resistance of the short limb starts to increase immediately after
void nucleation. In experiments, the voids can nucleate anywhere under the vias. as
shown in figure 3.9 (b) and (c), and depending on the nucleation sites, different saturation
resistances are observed for the short limbs. The largest saturation resistance occurs
when a void nucleates at the edge of a via in the short limb, as shown in figure 3.7 (b).
and this is the saturation resistance the simulation predicts. For Al-based metallization
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schemes, in the worst case, a shallow void forms under the via in such a way that the
under-layer is no longer available to shunt current. However, our post-experiment FIB
studies showed that voids fully span the failed interconnect, so that, given this
information about void shapes, the simulation makes a conservative prediction of the
resistance increase.
3.4.4 Summary and Conclusions
Previous studies of electromigration in simple interconnect tree structures with a
single current source have shown that the Korhonen model can be used to predict the
correct steady-state resistances in straight lines [Fil 96] and simple trees [Ric 98a. Cle 99.
Gle 99]. Our experiments have shown that in addition, simulations based on the
Korhonen model give valid and conservative predictions of the rate of electromigration-
induced damage for more complex current configurations when two constant current
sources are present. Experimentally. we observed a distribution in the steady state
resistances. which we attribute to variations in the locations of voids along the
interconnect length. We also observed variations in the rates of approach to steady state.
which we attribute to a variation in void shape. Our simulation, based on the one-
dimensional Korhonen model and using a single set of materials parameters. accurately
predicts the time evolution of resistance changes caused by electromigration-induced
voiding, and, given information about void shapes. can be used to make accurate worst-
case projections of failure rates.
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3.5 Discussion: A Hierarchical Approach to Circuit-Level
Reiiabiiity Analyses
In summary, we presented a computationally straight-forward and therefore
efficient method for identifying trees which are immune to failure. This method can be
seen as an extension of the critical current-density line-length product found in drift-
experiments and resulting in the well-known Blech-length effect [Ble 76]. We verified
the concept of immortality in interconnect trees in electromigration-saturation
experiments on simple tree structures. It was demonstrated that a large fraction of trees
in a typical design are immortal.
The analyses outlined above, and discussed in more detail in references [Rie 98a]
and [Cle 991. provide a simple means of testing for immortality of interconnect trees.
based on knowledge of the effective jL product. (jL),f, as defined in equation (3.6). that
defines the threshold for immortality for interconnect trees. Applying this concept. a
computationally-manageable approach for making circuit-level layout-specific reliability
analyses can be suggested. We propose the following Hierarchical Reliability Anacl.sis:
i. Identify trees from layout information, cataloging limb lengths and connectedness.
2. Assume that all the limbs are at the maximum allowed current density. jmax, so that
(jL),rff can be calculated for each tree.
3. Filter immune interconnect trees which cannot fail even under worst-case conditions.
4. Make detailed estimation of j, for each segment.
5. Filter immune interconnect trees by detailed calculation of steady-state stresses.
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6. Do analyses of the time-dependent reliability of the remaining trees using
electromigration models.
If after step 5, the tree is still not identified as immune, a time-dependent analysis of the
stress in the tree is necessary. The Korhonen model [Kor 93] cannot be solved
analytically in general, so numerical methods have to be applied [Kno 95a, Kno 97].
Software packages like MIT/EmSim [Ems] allow detailed calculations of stress
evolution, including alloying effects and simulations of electromigration in trees, as
discussed in Chapter 2, but these calculations are computationally intensive and should
only be done for the least reliable trees. The reliability of the majority of the mortal trees
can be assessed using a conservative default model based on the analysis of individual
nodes (junctions, contacts, or vias) in trees. This approach is described in the next
chapter. Alternatively, it should be possible to make minor changes in the layout to
create immune trees, e.g. using metallization level switching through W-studs to hound
trees at immune dimensions.
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Chapter 4 Default Model for Tree
Electromigration Reliability
4.1 Background and Overview
In a typical layout of an integrated circuit, a large number of interconnect trees
can be identified as immortal and are filtered from further analyses, as described in
chapter 3. Only those trees that pass through the filters and are thus identified as
potentially mortal will require reliability estimates. For circuit-level analyses, the
reliability of the mortal trees must be estimated by a conservative default model, so that
the trees are ranked according to their reliabilities, and only the least reliable trees can be
analyzed in further detail by using more time-consuming electromigration simulation
tools [Ems], which are described in chapter 2.
D6j6
DIjl
D3J3 D4j4
node (A) Dsj5
Figure 4.1: An example of an interconnect tree. In each limb i, the diffusivity is Di and
the current density is ji.
In this chapter, we develop and apply a default model for estimating the reliability
of arbitrarily complex interconnect trees based on the evolution of stress and void growth
at vias, contacts, width transitions, and junctions (generally referred to as nodes) in trees.
A part of a tree between two neighboring nodes is called a limlb. For example, the tree in
figure 4. 1 is made up of 6 limbs. If we were to separate open a tree at a node, we would
obtain several smaller trees, which are called subtrees. For example, node A in figure 4.1
connects two subtrees, where the first subtree consists of limbs number 1, 2, and 3, and
the second subtree consists of limbs number 4, 5, and 6. Our default model allows the
ranking of tree reliabilities in order to identify areas at risk to electromigration failure in
laid-out circuits. We verify the validity of the default model through comparisons with
simulations and through experiments on simple tree structures, such as lines broken into
two limbs with different currents in each limb.
4.2 Description of Default Model
For a circuit-level reliability analysis, the reliability of mortal "I's" can be treated
through direct analysis of test data. For other mortal trees, a conservative default model
is needed. A simple default model can be based on the analysis of individual nodes in
trees, because failure typically occurs at or near nodes. Failure can occur due to the
resistance increase associated with voiding in the event of large tensile stresses, or due to
cracks in the passivation and metallic extrusions in the event of large compressive
stresses. Both failure modes are incorporated into our model. We will focus on voiding
first, and we will consider extrusions later.
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Figure 4.2: (a) A node draining into four semi-infinite limbs. (b) The cross section of an
interconnect.
4.2.1 Overview of Junction -Based Reliability Analyses
The initial stress in the tree varies with line width [Hatu 00z]. However, as a first
order approximation, we assume that the stress distribution is initially uniform in the tree
(i.e., c~( at time t = 0). Failure in trees due to voiding occurs in a sequence shown in
figure 2.1 (a) to (d). When the tensile stress exceeds the critical stress necessary for void
nucleation, on,,uc at time ti. a void nucleates and starts growing. Eventually the size of
the void leads to an unacceptably high resistance increase in one of the limbs at time
tgrowth, which is the time the node has failed. We will estimate t,,:l and tgr,,Ah separately.
and we will take the longer of the two to be the time to failure due to voiding. Similarily.
we will estimate the time for extrusions to form. tt.,o, We will conservatively take the
time to failure of the node, tf;,,l. to be the minimum of the time for failure due to voiding
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and the time to failure due to extrusions. tfail is estimated for each node in the tree, and
the smallest tfail is taken to be the lifetime of the tree.
4.2°2 Hydrostatic Stress Evolution at the Intersection of Semi-Infinite
Interconnects
Assuming a stress-independent diffusivity, we will calculate the hydrostatic stress
evolution near an intersection of semi-infinite interconnects as sketched in figure 4.2 (a).
The continuity equation for vacancies in the line direction gives the material balance as
v+ +y=O, (4. 1)
at ax
where the rate of recombination/generation of vacancies. y, is
7 ac =c a (4.2)
at B at
and where we have used dc/c = -do/B [Kor 93]. C is the concentration of lattice sites.
and B is an effective elastic modulus. Using equations (1.3) and (4.2), the continuity
equation becomes
v+1 _y+ c, at +T CvD , aa - E =0. (4.3)
kT c )B t kT ax
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Because BL2cv/(kTc) << 1, taking Dv to be constant, and assuming that the vacancy
concentration does not deviate significantly from the initial equilibrium concentration,
a-D BQ a (- q E =0.
at akT ax x = (4.4)
Now we consider an arbitrary number of semi-infinite interconnects intersecting
at a node, as sketched in Figure 4.2 (a). We also assume that the diffusivity is
independent of the stress. The electric field is constant within each limb, i, of the tree.
With Ki = DiBQ/kT, the Korhonen equation (1.7) becomes
a(Ti = K a2( i
at i ax2 ' (4.5)
where ai is the hydrostatic stress in limb i. The stress distribution vi in each limb
satisfies equation (4.5) subject to the boundary conditions
At x=O (intersection)
and
while
and
at x=oo
at t=O
: 01 =2=(03= - * 
J atoms =0,
i
: (o= 0 1= . 2= 0. 3= -. . ,
: i=oo everywhere.
Here a0 is the initial hydrostatic stress in the tree, and
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(4.6)
(4.7)
(4.8)
(4.9)
atom = DkTi (Vi, +q*Ej)kT (4.10)
is the atomic flux in limb i at the intersection, and gi is the chemical potential function in
limb i [Her 50]. The Laplace transform L[f] of a function f(x,t) is defined by [Abr 74]
L[f] (x,s) f(x, t)exp(- st) dt (t 0). (4.11)
Taking the Laplace transform of equation (4.5) gives [Abr 74]
sL[(i ]- K i (4.12)a2L[k, 
ax 2
where L[oi] is the Laplace transform of c;i. The boundary conditions (4.7) transform to
ax L[, =o K (4.13)
with K = ,D, jpq /Q. The function
L[oj ](x, s) = Aexp - - x (4.14)
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solves equation (4.12) and satisfies the boundary conditions (4.6) and (4.8). Substituting
L[oi] into equation (4.13) gives
a,
A = 2/3 '
with
pq' B
Q f kT
and
c iD i i
The inverse Laplace transformation results in [Abr 74]
c (x, t) = a[53 -exp- 4K
IC Ki 
j -x 7 erfc{) ,/K, 
At the node at x=O,
a(t) = B I kT Q - +Q O (4.19)
The distance in which the finite stress change cGi-o extends from the node into the limb is
proportional to I/Kit. At
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(4.15)
(4.16)
(4.17)
+ (o'.
x
4K t
(4.18)
Ic = 4K t (4.20)
the change in stress falls below 1% from the stress at the node.
4.2.3 Failure Due to Void Nucleation
The effect of each limb in the tree can be described by its diffusivity Di, current
density ji, and length li. We will estimate the time for void nucleation. tl, for a node
connecting n subtrees. As shown above, the stress evolution at a node draining into semi-
infinite limbs, as shown in figure 4.2 (a), is given by equation (4.19). Assuming a
constant and time-independent diffusivity along the limb, the stress increase, A. at the
node is proportional to
n
i=l (4.21)
We will treat the case of stress-dependent and therefore time-dependent diffusivities, as
well as the case of near-bamboo microstructures, in which the diffusivity varies spatially
along the Al interconnects, in more detail later. For now, the diffusivity is assumed to be
constant. An electron flow into a node slows the buildup of tensile stress, whereas an
electron current out of a node can slow or accelerate the buildup of tensile stress,
depending on the magnitude of the current. In order to use equation (4.19) and
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expression (4.21) to conservatively estimate the stress evolution at a node, it must be
considered that the stress evolution is determined by the whole subtree rather than the
limbs immediately connected to the node. We replace each subtree with a semi-infinite
limb with a diffusivity and current density chosen from that limb of the subtree that
maximizes expression (4.21). Taking the tree sketched in figure 4.1 (a) as an example,
the worst-case stress evolution at node A is determined by the limbs i and j which
maximize (Diij+Djj)/(~Di+/Dj) with I < i < 3 and 4 <j < 6. The finite size of the subtree
can lead to an overly optimistic reliability estimation only if the subtree slows the buildup
of tensile stress. If the subtree is too small, the back stress due to tensile stresses at the
end of the subtree inhibits atoms from flowing into the node. To estimate the onset of
these back stress effects, we associate an effective length with the subtree, which is the
maximum path length within the subtree, and compare the distance the stresses are
extending into the subtree using equation (4.20) with the effective length. If back stress
effects are present, the subtree is ignored, which is conservative. Once expression (4. 19)
is maximized, equation (4.19) can then be used to calculate tnuc using (tnucl) = onuci.
In near-bamboo Al interconnects, the microstructure and therefore the diffusivity
vary statistically along the interconnect. To obtain a truly conservative reliability
estimate, the continuous range of possible diffusivities ranging from the diffusivity of
fully-bamboo interconnects to the diffusivity of fully-polygranular interconnects has to be
considered. Similarily, if the diffusivity is stress-dependent [Par 99], the diffusivity can
range from the minimum diffusivity at the maximum compressive stress to the maximum
diffusivity at the maximum tensile stress. Given the continuous range of diffusivities for
each limb, expression (4.19) has to be maximized using numerical methods [Sto 80].
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Figure 4.3: (a) Times to failure, defined as a 30% increase in electrical resistance, for
0.27gm-wide lines tested at T = 250°C and j = 2x106 A/cm2 for tree geometries and
electron current configurations shown in (b). The line length, 1, is 500m.
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4.2.4 Failure Due to Void Growth
Now we will estimate tgrowth. Conservatively, we assume the void is present near
the node from the beginning of the circuit operation, and we assume that the void spans
the interconnect. The local net atomic flux at the node will determine the size of the
void. The void length is given by
9I id = qk P-tjD~j, (4.22)
kT ,
Similar to the void nucleation case, Di and j have to be chosen from a limb within
each subtree connected to the node, so that the expression Dj, is maximized. In case
all electron currents of a subtree are directed into the node, the most conservative
assumption is that there is no current in the subtree. For the calculation of l,,oid. it does
not matter in which limb next to the node the void nucleates. However, the resistance
increase is related to the line width, w, of the limbs. and therefore has to be evaluated for
the limb which maximizes the resistance increase, AR, of the limb, given by
AR = Psheunt -- R et (4.23)Pwt + tw s AI/Cuw
shunt shunt
pshunt is the electrical resistivity of the shunt layer; h, W,hunt, and w are the line dimensions
as sketched in figure 4.2 (b); and hhunt = hslt + h bm For aluminum-based
metallization schemes, typically Whunt = 0, and for copper-based metallization schemes,
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Figure 4.4: (a) Times to failure. defined as a 30% increase in electrical resistance. for
3.0im-wide lines tested at T = 250°C and j = x 106 A/cm 2 for electron current
configurations shown in (b). The line length. 1, is 500pm.b"'"""'" ' ''''' \"I
typically h ,,, = 0. toh can be estimated with AR(tgrot,,,,h) = AR,,,a. where AR,,,,,a is the
maximum allowed resistance increase.
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4.2.5 Failure Due to Passivation Cracking and Extrusions
The second failure mode, i.e. failure due to too high compressive stresses, can be
treated in a similar way as failure due to void nucleation. The only difference to the
previous analysis is that the compressive rather than the tensile stresses at nodes are
estimated.
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Figure 4.5: (a) Times to failure, defined as a 30% increase in electrical resistance, for
0.27gm-wide lines tested at T = 250°C and j = 2x106 A/cm2 for electron current
configurations shown in (b). The line length, , is 500ptm.
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Figure 4.6: (a) Times to failure. defined as a 30% increase in electrical resistance, for
0.27pm-wide lines tested at T = 350°C and j = 4x105 A/cm 2 for electron current
configurations shown in (b). The line length, , is 500prm.
4.3 Results on Electromigration Experiments on Junctions
Figure 4.3 (a) shows times to failure on a cumulative lognormal probability plot
for 0.27 gm-wide "1", "dotted I". "L", and "T" structures stressed with a current density of
2x 10 6 A/cm 2 at 250C. On a lognormal plot, times that are lognormally distributed fall on
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Figure 4.7: Comparison of experimental data with the default model for the structure
shown in (a) with I = 500 gm, and (b) w = 0.27 gim, T = 2500 C, j=2x106 A/cm 2, (c) w =
0.27 gm, T = 3500C, j = 5x105 A/cm2 , and (d) w = 3.0gm, T = 2500C, j = xl106 A/cm 2.
The dashed lines show the calculated times for void nucleation, tcl, the dotted lines
show the times for void growth, tgrowth, and the continuous lines show the estimated times
to failure taken as the maximum of tnucl and tgrowth. Overlaid are experimentally obtained
median times to failure represented by solid square symbols and error bars indicating a
95% confidence interval. Also overlaid are times to failure obtained through simulations,
represented by open circles.
a straight line. The line length I is 500 gum. Failure is defined by a 30% increase in
resistance, as it is in all the following experiments. In this experiment, we tested the
effects of the presence and orientation of inactive metal limbs ("passive reservoirs"), as
well as the effect of line bends on the reliability of interconnects.
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We have varied the current configuration near vias to investigate the effects on
nodal reliability. Figure 4.4 shows times to failure of 3.0 gm-wide and 500 gm-long
"dotted I" structures stressed with a constant current density jl = lx106 A/cm 2 in the left
limb, and a current density with varying direction and magnitude, j2, in the right limb at
250C. We fit a lognormal distribution to the times to failure, and the median times to
failure as a function of j2 are shown in figure 4.7 (d). Figures 4.5 and 4.6 show times to
failure of 0.27 gm-wide and 500 gm-long "dotted I" structures stressed with jl =
2x106 A/cm 2 at 250 °C and with j = 5x105 A/cm 2 at 350°C, respectively. The median
times to failure as a function of j2 are shown in figures 4.7 (b) and (c).
4.4 Discussion
We verified the default model through comparison to electromigration
experiments on structures with the shape shown in figure 4.7 (a). For the different
experiments, j I was kept constant, whereas j2 was varied in magnitude and direction. The
grain size of the as-deposited films is about 1gm, so after post-patterning annealing the
0.27gm-wide lines (annealing occurs during passivation, packaging, and pre-
electromigration testing) are fully bamboo, so we do not consider the effects of the alloy
additions or non-bamboo structures [Par 99]. The median times to failure were evaluated
from the times to failure shown in figures 4.5 and 4.6, and are plotted as a function of j2
in figures 4.7 (b) and (c), respectively. Also shown in figure 4.7 are the calculated tn,u,
with Un., = 500 MPa at 250°C, and Gnucl = 350 MPa at 350°C. The nucleation stresses
were obtained by matching experimental times to failure with simulation results. As in
the experiment, tgrowth was evaluated for a 30% resistance increase. The comparison of
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experiments with the models shows that the default models predict the lifetime of the
center node conservatively, and that the right functional dependence on j2 is predicted.
Similar experiments were performed on lines with widths w = 3.0 gum, so that the lines
were fully polygranular. The median times to failure were evaluated from the times to
failure shown in figure 4.4, and are plotted in figures 4.7 (d). Also shown in these figures
are the calculated tud assuming Gnucl = 500 MPa. Again, the comparison shows that the
default model predicts the lifetime of the center node conservatively, and that the right
functional dependence on j2 is predicted.
The orientation of the limbs meeting at nodes as well as bends in limbs of the tree
are not considered for the reliability assessment. This is justified by the results of
lifetime experiments we performed on lines with bends as well as lines with passive
reservoirs which meet at nodes at different angles, as it is shown in figure 4.3 (a).
4.5 Conclusion
An electromigration model for estimating the reliability of arbitrarily complex
interconnect trees has been developed based on nodal reliability analyses. The time for
void nucleation is estimated, and compared to the time for a void to grow to a size large
enough to lead to a unacceptably large resistance increase. The longer time is taken as
the lifetime of the node due to voiding. The time for the formation of extrusion is
similarily estimated. The weakest node determines the lifetime of the tree. A
comparison of the models with simulations and experiments shows very good agreement.
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Chapter 5 Summary and Future Work
5.1 Summary of Results
In today's Si IC technology, several meters of metal interconnects are required to
build a single high-performance circuit, so that in each IC many millions of metal
segments exist. These metallic circuit elements are a great reliability concern owing
mainly to electromigration [Ble 66]. This concern increases with the level of integration,
with each new generation of Si technology requiring the use of a larger number of
narrower interconnects, stressed at higher current densities.
Present design strategies rely on overdesign of interconnects to ensure that a
circuit is immune to electromigration failure. The current process of applying
unnecessarily conservative and inflexible design rules is no longer feasible when pushing
the limits in IC performance for a given technology. Interest has increased in developing
new techniques for making realistic reliability assessments during the design and layout
process (RCAD), so that analyses concerning reliability can be fed back into the design
and layout process immediately. Reliability analyses applied in an RCAD framework
can take into account the details of a layout and of circuit operation in order to achieve
optimum performance while retaining high overall reliability. This requires that
reliability assessments be made frequently for a vast amount of interconnect, so that a
computationally efficient and flexible strategy for assessment of interconnect reliability is
necessary. This leads to the concept of hierarchical reliability analyses in an RCAD
framework. Simple tests for interconnect immortality can be used in a hierarchical way
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to eliminate interconnect structures from further increasingly more computationally
intensive reliability assessments.
Electromigration-induced phenomenology can be accounted for using the
Korhonen model for electromigration [Kor 93] which tracks the effects of the electron-
wind force, the back stress, and the action of vacancy sources and sinks. The Korhonen
model was originally proposed for straight-line interconnects. However, laid-out IC's
often have interconnects with junctions. For carrying out circuit-level reliability
assessments it is important to assess the reliability of these more complex shapes,
generally referred to as trees. We identified the interconnect tree as the fundamental
reliability unit, and extended the Korhonen model to elbow-shaped interconnects as well
as interconnect structures with intersections.
We have also extended the understanding of "immortality" demonstrated and
analyzed for straight stud-to-stud lines, to trees of arbitrary complexity. The introduction
of an effective jL product for trees provides a simple means for testing for immortality,
which leads to the filtering of a large number of interconnect trees in a layout of a typical
circuit from further analyses. We verified the concept of immortality in trees by
performing experiments on saturation effects in trees.
To assess the reliability of mortal trees, we simulated the effect of
electromigration in interconnects using our electromigration simulator MIT/EmSim
[Ems], which is a ID-electromigration simulation based on the Korhonen model [Kor
93]. We extended MIT/EmSim to allow the simulation of the effects of electromigration
in interconnect trees. To validate the simulation, we performed electromigration lifetime
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experiments on simple interconnect tree structures. Models, simulations and
experimental results on the reliability of interconnect trees were shown to be consistent.
However, these simulations are computationally intensive, and would best be
reserved for the few least reliable trees. For other mortal trees, we have suggested a
conservative default model based on the analysis of individual nodes in trees. We have
validated our models and simulations through comparisons with experiments on simple
trees, such as lines broken into two segments with different currents in each segment.
5.2 Implications of Results
Through completion of a full set of analytic models for hierarchical filtering of
immortal trees, and for assessment of the reliability of mortal trees, this work enabled the
development of a prototype tool for carrying out circuit-level reliability assessments.
This tool is called ERNI (electromigration reliability of networked interconnect) and can
be used with the layout tool Magic (or the Java-based version, Majic) to provide a
reliability estimate for a specific circuit, and to provide a list of mortal trees, ranked
according to their reliability using the default models. The trees identified as least
reliable can be shipped to MIT/EmSim for more accurate, but computationally intensive,
reliability estimates. The layout of these trees might also be modified and the circuit
reliability reassessed. Also, the effects of modifications in the processing of
interconnects or in materials selection or dimensions (e.g. liner thickness) can be
assessed.
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5.3 Future Directions
5.3.1 Reliability Assessment of Integrated Circuits
Our models and simulations are based on direct-current (DC) analyses. However,
the vast majority of interconnects in CMOS IC's do not work under DC conditions, but
carry bidirectional current signals and pulsed DC signals [Mai 89]. Maiz et al. [Mai 89]
suggested that an equivalent DC current, which is a DC current that produces the same
electromigration damage as the corresponding non-DC current, can be calculated by
taking the time-average of the non-DC current. It has been shown experimentally [Tow
83, Mai 89] and through simulations [Cle 97] that "I"-shaped interconnects under
repetitive pulsed DC stress behave similar to "I" structures stressed at DC with a
magnitude that equals the average of the pulsed DC signal. We expect that our models
are applicable for alternating currents through the use of equivalent direct currents,
however, this concept applied to interconnect trees still needs to be demonstrated
experimentally.
Although alternating currents tend to induce less electromigration-induced
damage than direct currents [Mai 89], they still cause significant self-heating of
interconnects [Sch 87], which accelerates electromigration. The amount of Joule heating
can be estimated based on the RMS-value of the non-DC current [Mai 89]. The self-
heating can also lead to temperature gradients, which lead to gradients in the atomic
diffusivity, which, in turn, can be the source for atomic flux divergencies inducing
failure. Our tool for circuit-level reliability assessment should be extended to calculate
the heat generation due to Joule heating in interconnects, at vias, and at contacts, so that
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the design can be optimized to minimize temperature gradients. This becomes especially
important if 3D integration schemes are pursued in the future [Kam 99]. In this case,
interconnects are shorter, leading to less signal delay and improved reliability. However,
power dissipation is difficult in these structures, and Joule heating is a major reliability
concern.
5.3.2 Cu-Based Metallization and Low-K Dielectrics
We are in the midst of a major technology transition from aluminum alloys to
copper as the metallization material for high performance integrated circuits [Ede 97].
This transition is driven primarily by the associated reduction of the electrical resistance
of the metallization [Mur 95], which allows significantly higher clock speeds even as
total interconnect lengths continue to increase [Ede 97]. Aluminum-based interconnects
are fabricated using a subtractive process involving deposition of continuous aluminum
films and subsequent patterning using reactive ion etching. Copper interconnects are
fabricated by filling trenches in the dielectric which are lined with refractory-metal-based
diffusion barriers. The Cu is patterned through the use of chemical mechanical polishing
(CMP) to remove the Cu between trenches. This process allows the fabrication of very
narrow and deep interconnects. SiO2 is the current interlevel-dielectric material of
choice. To further decrease the wiring delay, SiO2 is being replaced with materials with
lower dielectric constants, which are generally referred to as low-k dielectrics. Low-k
dielectrics can have very different mechanical properties than SiO 2, which affects
electromigration, as discussed in Appendix B. These effects and predictions such as
those discussed in Appendix B should be investigated in experiments.
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We have shown through experiments and modeling that the concepts of active and
passive reservoirs, and steady state in interconnect trees leading to immortality, are valid
for Al-Cu interconnects. However, while it is expected that similar phenomena should
occur in Cu-based interconnects, this should be confirmed through experiments. In Cu-
based metallization schemes, liners and diffusion barriers are shunt layers for the electron
current if voiding occurs. Shunt layers are kept thin to reduce the electrical resistance of
interconnects, but a reduction in thickness leads to large current densities in the shunt
layers when voiding occurs, which, in turn, induces significant self-heating. In future
work, experiments on the dynamics and steady state of electromigration damage in Cu-
based interconnects should be carried out. In addition, a minimum shunt-layer thickness
should be determined, at which electromigration saturation without liner degradation can
be achieved.
The introduction of Cu as a new interconnect material also leads to new failure
mechanisms. Cu diffuses rapidly in silicon and degrades semiconductor devices, because
Cu has acceptor levels near the middle of the silicon bandgap, and thus acts as an
effective recombination-generation center for charge carriers. If the liners or diffusion
barriers are not able to sustain large electromigration-induced stresses, Cu atoms can
escape the trench and degrade the device performance, or Cu can form dendrites leading
to short circuit. In future work it must be shown if and how this phenomena affects the
default model and the ability to achieve a steady state in interconnect trees.
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Appendix A Simulation of Electromigration in
Interconnect Trees Using MIT/EmSim
A.1 Modifications of MIT/EmSim
A.1.1 Introduction
The electromigration simulator MIT/EmSim was modified to simulate
electromigration-induced evolution of hydrostatic stresses and voids in interconnect trees.
Prior to these modifications, MIT/EmSim could only be used to simulate stress and void
evolution in single, straight interconnects terminating in pads or vias ("I" structures).
These building elements are called "strands". In the simulation, a strand is broken up into
a sequence of cells, and each cell interacts, via the exchange of atoms, with its neighbor
on the left ("west") and on the right ("east"). The modifications have been made in four
steps: (i) Junctions are introduced into the simulation. Junctions are special cells that can
not only interact with neighbors on the west and on the east side, but also with neighbors
on the north and on the south sides. Junctions are not part of a strand. An example of the
connectedess of junctions and strands is shown in figure A. I . (ii) Junctions are allowed
to interact with the heads and tails of strands. (iii) Junctions are allowed to interact with
each other. (vi) Voids can nucleate inside junctions. I would like to acknowledge the
help of Vab Andleigh, with whom I collaborated especially on the junction-junction
interaction (step (iii)). Instead of including a listing of the whole MIT/EmSim source
code, only the key changes will be described. The complete source code can be found
under version 1.20q in the MIT/EmSim source library.
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The data structure for strand variables is
struct Strandtype {
int id;
Cellnode *head;
Cellnode *tail;
int leftbc;
int rightbc;
Pointtype upleft;
Pointtype lowright;
int orientation;
double start_x;
double length;
double current;
/* identification # for this strand */
/* pointer to first cell of this strand */
/* pointer to last cell of this strand */
/* boundary condition at start of strand*/
/* boundary condition at end of strand */
/* x,y coordinates of upper left corner */
/* x,y coordinates of lower right corner*/
/* whether strand is vertical or horiz. */
/* x position of start of the strand */
/* length in meters of strand */
/* electrical current throughout strand */
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char profile_fn[TEXTLEN]; /* stress vs x output file name */
double time_to_print[4AX_TTP]; /* array to hold time_to print */
int ttp_counter; /* array index value to time_to_print */
struct Strandtype *prev; /* pointer to previous strand in line */
struct Strandtype *next; /* pointer to the next strand in line */
} ; /* strand node in between intersections */
The strand data structure provides pointers to the first and last cell of a strand, it
specifies the boundary conditions for the head and tail cell, and it defines the coordinates
of the strand. It also contains several variables sent to an output, to allow monitoring of
the simulation.
A.1.2 Junctions in MIT/EmSim
The data structure for junction variables is
struct Junctiontype {
int id;
struct Neighbortype
Alnode al;
Cunode cu;
Stressnode stress;
double avex;
double ave_y;
double widthx;
double widthy;
double thick;
double jx;
double jy;
struct Junctiontype
struct Junctiontype
struct Junctiontype
struct Junctiontype
struct Junctiontype
struct Junctiontype
FILE *fp;
int void_status;
};
*neigh;
*north;
*east;
*south;
*west;
*prev;
*next;
1*
1*
1*
1*
1*
1*
1*
1*
1*
1*
1*
1*
1*
1*
1*
1*
identification # of junction node
neighbors to north, east, south, west
Al data for junction cell
Cu data for junction cell
stress data for junction cell
average position in the x direction
average position in the y direction
width of junction in one direction
width of junction in other direction
thickness of junction cell
current density in x direction, e->East
current density in y direction, e->North
link to north junct neighbor if exists
link to east junct neighbor if exists
link to south junct neighbor if exists
link to west junct neighbor if exists
link list pointer to previous junction
link list pointer to the next junction
file pointer to this junction outpt file
voided? empty?
junction node
In addition to the elements which are also part of the cell data structure, the
junction data structure contains a current density jx, which is the current density out of
the junction on the east, and a current density jy, which is the current density out of the
119
*1
*1
*1
*1
*1
*1
*1
*1
*1
*1
*1
*1
*1
*1
junction on the north. The incoming currents on the west and on the south side are
defined by the currents from the junctions and strands on the west and south side,
respectively. The other components are described in the following sections.
A.1.3 Junction-Strand and Junction-Junction Interactions
The neighbor data structure is
struct Neighbortype (
int id;
Cellnode *cell;
Strandnode *strand;
int location;
Alcutype flux_in;
double start_x;
double deltax;
double avex;
Alcutype flux;
double minarea in;
int neightype;
struct Neighbortype *prev;
struct Neighbortype *next;};
/* identification # of neighbor node */
/* pointer to neighbor cell next to junction*/
/* pointer to strand next to junction *
/* says whether at head(+) or tail(-) */
/* Al/Cu flux - cell has only "in" flux */
/* starting x-value for this neighbor */
/* length of junction cell in strand direct.*/
/* average x-value in strand direction */
/* flux of Al,Cu out of this junction */
/* minimum area of surface at junction */
/* whether is strand or junction or none */
/* link list pointer to previous direction */
/* link list pointer to next direction */
/+ structure for interaction between ends */
It describes the interaction of a junction with a strand. In the junction data structure
described above, *neigh points to a linked list of neighbors, and in the neighbor data
structure, *strand links to the strand, and *cell links to the cell with which the junction
interacts. The variable minarea_in is the area through which junction and strand are
interacting.
Pointers to the north, east, south, and west sides called *north, *east, *south, and
*west, respectively, in the junction data structure facilitate junction-junction interaction.
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A.1.4 Calculation of the Stress Evolution in Junctions
A set of procedures located in the source file emsim_trees.c handles the stress
evolution in junctions. The key functions are calcjunction and updatecjunction. In
calcjlunction, the change of the numbers of Al and Cu atoms in junctions is calculated
during each time step:
/**…* ** /
void calc_junction(Junction *_junction, Difftype _diff,
Chem_2coeff_type chem_coeff, double _cu_segr_gb,
double _delta_t, double _vac_diff, Alcutype _elec_coeff,
double _Q_vac_fm, double _kappa, double _omega, double _kT,
double b, double *_maxstress, double *_minstress)
/*+*
Calculates fluxes at junction cells for Al, Al-Cu lines. Constructs
a new strand linked list to send to function calc_bi_flux() since it
assumes the tree is Al-Cu (it handles both Al and Al-Cu cases).
The head of each strand is the neighbor cell while the tail of
the two cell strand is the juntion cell. After the
function call, it calculates the effects on # of Al,Cu atoms and
stress.
***/
{
int create_strand;
Cellnode *cell,
*newcell,
*neighcell,
"junctcell;
Strandnode *strandptr,
*newstrand;
Neighbornode *neighbor,
*neigh_ref;
Junction *junctionptr,
*neighjunc,
*junct;
Alcutype flow;
/* boolean whether create strand*/
/* pointer to cell reference */
/* pointer to new head cell */
/* pointer to cell on neighbor */
/* pointer to junction cell copy*/
/* pointer to strand reference */
/* temporary strand linked list */
/* pointer to neighbor reference*/
/* neighbor ref. for spec.strand*/
/* pointer to junction reference*/
/* junc neighbor for junc-junc */
/* pointer to junction reference*/
/* # Al,Cu atoms into junction */
/*** loop through all the junctions ***/
for(junctionptr=_junction;junctionptr!=NULL; junctionptr=junctionptr->next) {
/*** create NEW strand linked list (strand copy) ***/
newstrand = malloc(sizeof(Strandnode));
newstrand->prev = NULL;
strandptr = newstrand;
strandptr->id = NONE;
/*** loop through all the neighbors ***/
for(neighbor = junctionptr->neigh;neighbor!=NULL;neighbor=neighbor->next) {
/*** create strand if neighbor is strand or N/E junction neighbor ***/
create_strand = NO;
if( neighbor->neightype == STRANDBC
create_strand = YES;
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if( neighbor->neightype == JUNCTIONBC )
if( (neighbor->id == NORTH) II (neighbor->id == EAST)
create_strand = YES;
/*** only create this strand copy node if the neighbor strand exists ***/
if( create_strand == YES ) {
/*** create NEW strand if necessary, otherwise use above strand ***/
if( strandptr->id != NONE ) {
/*** allocate memory for new strand ***/
strandptr->next = malloc(sizeof(Strandnode));
/*** fix linked list of newstrand copy ***/
strandptr->next->prev = strandptr;
/*** advance to newly created strand ***/
strandptr = strandptr->next;
/*** write strand id# ***/
strandptr->id = neighbor->id * -1;
/*** allocate memory for strand head (NEIGHBOR) cell ***/
newcell = malloc(sizeof(Cellnode));
strandptr->head = newcell;
newcell->prev = NULL;
/*** if NEIGHBOR is STRAND, define newcell based on neighbor cell ***/
if( neighbor->neightype == STRANDBC ) 
/*** set neighbor cell to either head or tail of neighbor strand ***/
if( neighbor->location == HEAD )
neighcell = neighbor->strand->head;
else {
if( neighbor->location == TAIL )
neighcell = neighbor->strand->tail;
else {
neighcell = NULL;
break;
}
/*** define properties for this newcell as neighbor strand cell ***/
newcell->id = neighcell->id * -1;
newcell->al = neighcell->al;
newcell->cu = neighcell->cu;
newcll->stress = neighcell->stress;
newcell->minarea = neighcell->minarea;
newcell->ave_x = neighcell->ave_x;
newcell->delta_x = neighcell->delta_x;
newcell->width = neighcell->width;
newcell->thi-k = neighcell->thick;
newcell->j = neighcell->j; /* unused by bi_calc_flux */
) /* end of strand neighbor definition */
/*** else do JUNCTION NEIGHBOR instead ***/
else if( neighbor->neightype == JUNCTIONBC ) {
/*** determine which direction neighbor is to be used ***/
if( neighbor->id == NORTH )
neighjunc = junctionptr->north;
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else if( neighbor->id == EAST )
neighjunc = junctionptr->east;
else
printf("ERROR in calc_junction\n");
/*** copy properties of neighboring junction cell ***/
newcell->id = neighjunc->id * -1;
newcell->al = neighjunc->al;
newcell->cu = neighjunc->cu;
newcell->stress = neighjunc->stress;
newcell->minarea.in = neighbor->minarea_in;
if( neighbor->id == NORTH ) {
newcell->width = neighjunc->widthx;
newcell->ave_x = neighjunc->ave_y;
newcell->delta_x = neighjunc->widthy;
} else { /* EAST */
newcell->width = neighjunc->widthy;
newcell->ave_x = neighjunc->ave_x;
newcell->delta_x = neighjunc->widthx;
}
newcell->thick = neighjunc->thick;
newcell->j = neighjunc->jx; /* unusued by bi_calc_flux..see below */
/*** allocate memory for JUNCTION NODE cell ***/
junctcell = malloc(sizeof(Cellnode));
strandptr->tail = junctcell;
/*** adjust linked list in this strand copy ***/
newcell->next = junctcell;
junctcell->prev = newcell;
junctcell->next = NULL;
/*** copy properties of JUNCTION NODE itself ***/
junctcell->id = junctionptr->id * -1;
junctcell->al = junctionptr->al;
junctcell->cu = junctionptr->cu;
junctcell->stress = junctionptr->stress;
junctcell->minarea.in = neighbor->minarea_in;
if( neighbor->id == NORTH ) {
junctcell->width = junctionptr->widthx;
junctcell->ave_x = newcell->ave_x + 0.5
junctcell->width);
junctcell->delta_x = junctionptr->widthy;
} else ( /* EAST */
junctcell->width = junctionptr->widthy;
junctcell->ave_x = newcell->ave_x + 0.5
junctcell->width);
junctcell->delta_x = junctionptr->widthx;
}
junctcell->thick = junctionptr->thick;
/*** define current density for the newly copied
if( neighbor->neightype == STRANDBC ) 
* (newcell->width
* (newcell->width
strand ***/
/*** define current density, accounting for HEAD/TAIL direction ***/
if( neighbor->location == HEAD )
junctcell->j = -1.0 * neighcell->j;
else /* TAIL */
junctcell->j = neighcell->j;
I
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else if( neighbor->neightype == JUNCTIONBC ) {
/*** define current density depending on NESW direction ***/
if( neighbor->id == NORTH )
junctcell->j = -1 * junctionptr->jy;
if( neighbor->id == EAST )
junctcell->j = -1 * junctionptr->jx;
} /* end of whether to create strand */
} /* end of looping thru all neighbors */
/*** fix last link of this strand ***/
strandptr->next = NULL;
/*** do the FLUX CALCULATION for these cell pairs for the strand ***/
calc_bi_flux(newstrand, _diff, _chem_coeff, _elec_coeff, _Q_vac_fm,
_vac_diff, _cu_segr_gb, _kappa, _omega, _kT, _b);
/*** loop thru strandptr neighbors to find which matches strand copy ***/
for(strandptr = newstrand; strandptr != NULL; strandptr=strandptr->next) {
/*** advance to first neighbor with strand ***/
neighbor = junctionptr->neigh;
neigh_ref = NULL;
cell = NULL;
while( (neighbor != NULL) && (neigh_ref == NULL) ) {
if( neighbor->id == (strandptr->id * -1) )
neigh_ref = neighbor;
neighbor = neighbor->next;
}
/*** verify found right strand neighbor combo, write cell reference ***/
if( neigh_ref != NULL ) {
if( neigh_ref->neightype == STRANDBC
cell = neighref->cell;
else if( neigh_ref->neightype == JUNCTIONBC ) {
if( neigh_ref->id == NORTH )
junct = junctionptr->north;
if( neigh_ref->id == EAST )
junct = junctionptr->east;
} else
printf("Error in copying newstrand fluxes over in calc_junction...\n");
/*
PRINT_INT(neigh_ref->neightype);
PRINT_NUM(strandptr->head->flux.al.out);
*/
/*** if STRAND NEIGHBOR, adjust cell atoms accordingly ***/
if( neigh_ref->neightype == STRANDBC ) {
/*** calculate flow Al,Cu atoms into junction,write to actual cell ***/
if( neigh_ref->location == HEAD ) {
cell->flux.al.in = -1 * strandptr->head->flux.al.out;
cell->flux.cu.in = -1 * strandptr->head->flux.cu.out;
neigh_ref->flux.al = -1 * strandptr->head->flux.al.out;
neigh_ref->flux.cu = -1 * strandptr->head->flux.cu.out;
flow.al = strandptr->head->flux.al.out * cell->minarea.in * _delta_t;
flow.cu = strandptr->head->flux.cu.out * cell->minarea.in * _delta_t;
}
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else /* TAIL */
cell->flux.al.out = strandptr->head->flux.al.out;
cell->flux.cu.out = strandptr->head->flux.cu.out;
neigh_ref->flux.al = strandptr->head->flux.al.out;
neigh_ref->flux.cu = strandptr->head->flux.cu.out;
flow.al = strandptr->head->flux.al.out *cell->minarea.out _delta_t;
flow.cu = strandptr->head->flux.cu.out *cell->minarea.out * _delta_t;
/*** calculate change in # A1,Cu atoms in junction '*/
/* only remove atoms when there are atoms to remove from! */
if( ((junctionptr->al.num_atoms.t+junctionptr->cu.num_atoms.t)<
-1 * SUBEMPTY_PERC * (junctionptr->al.num_atoms.init +
junctionptr->cu.num_atoms.init))
&& (flow.al+flow.cu<0.0) ) {
if( neigh_ref->location == HEAD
cell->flux.al.in = cell->flux.cu.in = neigh_ref->flux.al
neigh_ref->flux.cu = 0.0;
else
cell->flux.al.out = cell->flux.cu.out = neigh_ref->flux.al
neigh_ref->flux.cu = 0.0;
flow.al = flow.cu = 0.0;
}
else {
junctionptr->al.num_atoms.tdt += flow.al;
junctionptr->cu.num_atoms.tdt += flow.cu;
/* end of if strand neighbor
/*** if JUNCTION NEIGHBOR, adjust junction atoms accordingly **/
if( neigh_ref->neightype == JUNCTIONBC ) (
/*** calculate flow A1,Cu atoms between junctions, write data **'
flow.al = strandptr->head->flux.al.out * neigh_ref->minareain;
flow.al *= _delta_t;
flow.cu = strandptr->head->flux.cu.out * neigh_ref->minareain;
flow.cu *= _delta_t;
/*** adjust # Al, Cu atoms according to direction ***/
if( (neigh_ref->id == NORTH ) (neigh_ref->id == EAST ) ) {
/* only remove atoms if there is something in the junction cells /
if( (((junct->al.num_atoms.t+junct->cu.num_atoms.t)<
-1 * SUBEMPTY_PERC * (junct->al.num_atoms.init + junct-
>cu.num_atoms.init))
&& (flow.al+flow.cu>0.0))
(((junctionptr->al.num_atoms.t+junctionptr->cu.num_atoms.t)<
-1 * SUBEMPTY_PERC * (junctionptr->al.num_atoms.init *
junctionptr->cu.num_atoms.init))
&& (flow.al+flow.cu<0.0)) ) {
flow.al = flow.cu = 0.0;
strandptr->head->flux.al.out = strandptr->head->flux.cu.out = 0.0;
junct->al.num_atoms.tdt -= flow.al;
junct->cu.num_atoms.tdt -= flow.cu;
junctionptr->al.num_atoms.tdt += flow.al;
junctionptr->cu.num_atoms.tdt += flow.cu;
neighref->flux.al = strandptr->head->flux.al.out;
neigh_ref->flux.cu = strandptr->head->flux.cu.out;
if( neigh_ref->id == NORTH ) {
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junct->neigh->next->next->flux.al = -1 * neigh_ref->flux.al;
junct->neigh->next->next->flux.cu = -1 * neigh_ref->flux.cu;
}
if( neigh_ref->id == EAST ) {
junct->neigh->next->next->next->flux.al = -1 * neigh_ref->flux.al;
junct->neigh->next->next->next->flux.cu = -1 * neigh_ref->flux.cu;
}
) /* end of if junction neighbor */
) /* end of strandptr for loop */
/*** deallocate strandptr from memory ***/
strandptr = newstrand;
while( strandptr != NULL )
newstrand = strandptr->next;
deletestrand(strandptr);
strandptr = newstrand;
) /* end of looping through all the junctions */
/*** update all the junction cells ***/
for(junctionptr=_junction;junctionptr!=NULL; junctionptr=junctionptr->next)
update_junction(junctionptr, _b, _omega);
/** end of function calc_junction() **/
In the function updatejunction, the stress changes in junctions due to accumulation or
depletion of atoms are calculated:/***_ …**/
void update_junction(Junction *junction, double _b, double _omega)
/**
Takes a junction pointer and recalculates basic junction cell parameters
including: num_atoms.init for Al and Cu, atomic fractions, and stresses
in the cell.
double cell_vol, /* cell volume */
init_num_atoms, /* initial # of atoms
tot_num_atoms, /* total # of atoms */
num_atom_ratio; /* ratio tot#/init# atoms */
/*** recalculate # atoms present in stress free case ***/
cell_vol = junction->widthx * junction->widthy * junction->thick;
tot_num_atoms = junction->al.num_atoms.tdt + junction->cu.num_atoms.tdt;
junction->al.at_frac = junction->al.num_atoms.tdt / tot_num_atoms;
junction->cu.at_frac = junction->cu.num_atoms.tdt / tot_num_atoms;
junction->al.num_atoms.init = (cell_vol / _omega) * junction->al.at_frac;
junction->cu.num_atoms.init = (cell_vol / _omega) * junction->cu.at_frac;
/*** recalculate stress ***/
init_num_atoms = junction->al.num_atoms.init + junction->cu.num_atoms.init;
num_atom_ratio = tot_num_atoms / init_num_atoms;
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if( numatom_ratio != 1.0 )
junction->stress.tdt = -1 * log(num_atom_ratio)* _b;
else
junction->stress.tdt = 0.0;
if( junction->void_status != JNO_VOID
junction->stress.tdt = 0.0;
) /** end of function update_junction() **/
A.1.5 Nucleation and Growth of Voids in Junctions
If the tensile stress in a junction exceeds the critical stress necessary for void
nucleation, a void nucleates and relieves the stress inside the junction. The status of the
junction changes from NO_VOID to VOIDED. When all atoms are depleted from a
junction, its status changes from VOIDED to EMPTY. In this event, the neighboring
junctions begin to void. If all junctions connected to one end of a strand are empty. a
void nucleates and grows into the strand. However, if the number of atoms in a voided
junction exceeds the number of atoms at zero stress in an unvoided junction. the junction
status is changed back to NO_VOID. If the CONSERVATIVE switch, located in
switches.c, is activated, the simulation changes the status of a junction from VOIDED to
EMPTY immediately. As described in Chapter 2, this guarantees that the predictions of
void sizes are conservative if it is assumed that voids span the interconnect.
The nucleation and growth of voids in junctions are handled by the procedure
nucl_which_voidjunction, located in the source file ernsim_voids.c:
/***…***/
void nucl_which_void_junction(Voidnode *_voids, Junction *_junction,
double _ten_sigma_crit, double _void_zs_len,
double _omega, double _b, int _void_mode)
/***
Loops through all the junctions and determines which junctions have reached
the critical stress for void nucleation. Set junction to "void nucleated"
then. If all atoms are depleted from a junction, the status changes to JEMPTY,
and voids nucleate in the neighboring junctions and strands.
* ** /
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Junction *junctionptr,*neighjunc,*junctionptrl;
Neighbornode *neighbor, /* neighbor of junction pointer */
*neighborl;
int i;
Voidnode *newvoid; /* new void pointer */
int nucleate_void_flag;
char ch[5];
double junct_numatoms,
tot_num_atoms;
/*** loop through all the junction cells ***/
for(junctionptr= _junction; junctionptr!=NULL; junctionptr=junctionptr->next)
if( junctionptr->void_status==JVOIDED (
if(
#ifndef CONSERVATIVE
(junctionptr->al.num_atoms.tdt + junctionptr->cu.num_atoms.tdt) <
-1 * SUBEMPTY_PERC * (junctionptr->al.num_atoms.init + junctionptr-
>cu.num_atoms.init)
#endif
#ifdef CONSERVATIVE
1
#endif
/* junction is completely voided. nucleate voids in all the adjacent
strands */
junctionptr->void_status=JEMPTY; /* nucleated voids */
printf("** junction %d emptied.\n",junctionptr->id);
/* start voiding in neighboring junctions */
for(neighbor =junctionptr->neigh; neighbor!=NULL; neighbor=neighbor-
>next) (
if( neighbor->neightype==JUNCTIONBC ) {
/*
** The junction which is now emptied is connected to a junction.
** Void the neighboring junction.
*/
switch( neighbor->id ) (
case NORTH : neighjunc junctionptr->north;break;
case EAST : neig..junc = junctionptr->east;break;
case SOUTH : neighjunc = junctionptr->south;break;
case WEST : neighjunc = junctionptr->west;break;
default : printf("can't find direction.\n");scanf("%c",ch);
}
if( neighjunc->void_status==JNO_VOID )
neighjunc->void_status = JVOIDED;
printf(" junction %d starts voiding (stress %e).\n",neighjunc-
>id,neighjunc->stress.tdt);
}
} /* end JUNCTIONBC */
else if( neighbor->neightype==STRANDBC ) {
/*
** The junction which is now emptied is connected to a strand.
** Check if all the junctions this strand is ending into are
** emptied. If so, nucleate a void.
*/
nucleate_void_flag = YES;
for(junctionptrl= _junction; junctionptrl!=NULL;
junctionptrl=junctionptrl->next)
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for(neighborl =junctionptrl->neigh; neighb
neighborl=neighborl->next) (
/* see if this neighbor connects to the same strand *i
if( neighborl->neightype==STRANDBC )
if( neighborl->strand->id == neighbor->strand->id
if( neighborl->location == neighbor->location )
if( junctionptrl->void_status != JEMPTY ) (
printf(" connecting junction %d is r
yet.\n",junctionptrl->id);
nucleate_void_flag = NO;
else {
printf ("
empty.\n",junctionptrl->id);
/*
** nucleate a void
connecting
if( nucleate_void_flag == YES ) (
printf(" nucleating void in strand
orl!=NULL;
not empty
junction %d also
%d.\n",neighbor->strand-
>id);
/* reduce the number of atoms in the first cell (in which
** void nucleates) so that the void size is >0 '
#ifndef CONSERVATIVE
neighbor->cell->al.num_atoms.tdt += junctionptr->al.num_atoms.tdt
/ 4.0;
/ 4.0;
#endif
neighbor->cell->cu.num_atoms.tdt += junctionptr->cu.num_atoms.tdt
junctionptr->al.num_atoms.tdt *= 3.0/4.0;
junctionptr->cu.num_atoms.tdt = 3.0/4.0;
/*** insert void into voids linked list ***
if( _voids->id != NONE )
newvoid = malloc(sizeof(Voidnode));
else
newvoid = _voids;
insert_void_linklist(_voids, newvoid, neighbor->strand, neighbor-
>cell, _void zslen);
sprintf(newvoid->fn, "");
/*** nucleate full span void *'*/
nucleate_void(newvoid, neighbor->strand, neighbor->cell,
_void_zs_len, _omega, _b);
}
} /* end STRANDBC */
} /* end loop over neighbors */
else if( junctionptr->void_status==JNO_VOID ) {
/*** check if tensile stress exceeded ***/
if (((junctionptr->stress.tdt + MID_TOL* _ten_s
_ten_sigma_crit)){
junctionptr->void_status = JVOIDED;
printf("*** junction %d starts void
%.2f>%.2f).\n",junctionptr->id,
junctionptr->stress.tdt/le6,_ten_sigma_crit/le6);
}
;igma_crit)
(stressing
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_ _
}
}
else if( junctionptr->void_status==JEMPTY ) 
/*** check if junction is filled up again so that voids are filled ***/
junct_numatoms = junctionptr->widthx * junctionptr->widthy * junctionptr-
>thick / _omega;
tot_num_atoms = junctionptr->al.num_atoms.tdt + junctionptr-
>cu.num_atoms.tdt;
if( tot_num_atoms > junct_numatoms {
printf("*** junction %d healed.\n",junctionptr->id);
junction->void_status = JNO_VOID;
} /* end of looping through strands */
} /** End of function nucl_which_void_junction() **/
A.2 Using MIT/EmSim with Trees
We describe the usage of the modified version of MIT/EmSim by considering an
interconnect tree as sketched in figure A.I as an example. The tree consists of three
junction cells, labeled J I, J2, and J3, and three strands, labeled S I, S2, and S3. Only the
relevant parts of the tree near the junctions are included in the figure. The strands extend
further and eventually terminate in pads. Strands S and S3 have their heads at the
junction, while strand S2 has its tail at the junction.
MIT/EmSim requires the input files emnsim.inp, geomnetr,, and dliffdata. which are
described in detail in the MIT/EmSim manual [Ems Man]. In the following part, we will
only discuss the input values relevant for trees. An emsim.inp input file describing the
general simulation parameters is
// Temperature at which the electromigration test is conducted at
TEST_TEMPERATURE
250
// Refers to highest temperature annealing step after metal deposition
PASSIVATION_TEMPERATURE
250
// 0 = linear elastic model
// 1 = power law elastic model
// 2 = plastic compliance model (Suresh input table)
THERMAL_STRESS_MODEL
1
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// 0 = No voids
// 1 = Partial voids
// 2 = Full span voids
VOID_MODEL
2
// Maximum simulation time to calculate to (in hrs)
RUN_TIME
3e12
// 1 = tensile failure
// 2 = resistance failure
// 3 = void length failures (only for full span voids)
FAILURE_MODE
3
// Critical stress for void nucleation (MPa)
CRIT_TENSILE_STRESS
500
// Assumes dielectric failure at this stress (MPa)
CRIT_COMPRESSIVE_STRESS
50000
// This parameter is only used when the failure mode is 3 (um)
VOID_FAILURE_LENGTH
25.0
// This parameter is only used for a failure mode of 2 (%)
RESISTANCE_FAILURE_PCT
100.0
// 0% is pure Al, 0-10% is Al-Cu, and 100% is pure Cu (%)
PERCENT_COPPER
0.0
Relevant for trees is that the value of VOID_MODEL is 2. so that voids span the
full width of the interconnect. CRIT_TENSILE STRESS determines the stress necessary
for void nucleation in the junction cells.
In the geometry file. the connectedness of the strands and junctions as well as the
currents flowing through them are defined. For the tree shown in figure A.1. the
geometry file is
// Just count the total number of strands in your tree structure
NUM_STRANDS
3
-1
// Number your junctions and determine the neighbors with format:
// junction# north east south west
// 0 indicates no neighbor
// positive integer denotes strand_id, negative denotes junctionid
TREE_DEFINITION
1 1 -2 0 0
2 1 -3 2 -1
3 0 3 2 -2
-1
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// Specify junction cell information here
// junction# ave_x avey widthx widthy thick currentx currenty
// current defined to be positive in North and East directions
JUNCTION_DEFINITION
1 0.5 1.0 1.0 2.0 1.0 0.0 0.0
2 2.0 1.0 2.0 2.0 1.0 0.0 0.0
3 3.5 1.0 1.0 2.0 1.0 0.0 0.0
-1
// Strand specifications here of format:
// strand# start_x end_x current BC_start BC_end
// Boundary Conditions
// 0 = none
// -1 = stud
// -2 = pad
// -3 = void
// # = junction # (positive) or a list of junctions in the
// form (# # ...)
STRAND_DEFINITION
1 2 100 3E-2 (1 2) -1
2 -100 0 -3E-2 -1 (2 3)
3 4 100 2E-2 3 -1
-1
STRAND1
LOCATION
0 2 3 100
XSTEPS
1.0
-1
WIDTH
3.0
-1
THICK
1.0
SMALL VOIDS This section is repeated for STRAND2 and STRAND3.
-1
VOIDS
-1
PRECIPITATES
-1
TIME_TO_PRINT
strandl_
1
100
1000
1 19 
-1 J
[...] Definitions for STRAND2 and STRAND3 are left out here. They look very
similar to the definition of STRAND1.
// Properties:
// Metal or alloy symbol
// resistivity (ohm-cm)
// bulk modulus (MPa)
// Poisson's ratio (dimensionless)
// atomic volume (m^3)
// z* (dimensionless)
METAL_PROPERTIES
AL
5e-6
5e4
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r
0.31
1.66e-29
4
ALCU
5e-6
5e4
0.31
1.66e-29
4 12
CU
1.9e-6
1.2e5
0.33
1.19e-29
4
// shunt properties:
// shunt thickness (um)
// shunt resistivity (ohm-cm)
SHUNT_PROPERTIES
0.040
2e-4
The fields that are relevant for trees include: NUM_STRANDS, which defines the
number of strands in the tree, and TREE_DEFINITION. JUNCTION_DEFINITION. and
STRAND_DEFINITION. TREE_DEFINITION describes, for each junction, the
junctions and/or strands to which it connects. JUNCTION_DEFINITION describes the
geometrical size and location of each junction, as well as the current in the x- and y-
direction. Finally, STRAND_DEFINITION defines the line lengths and the currents in
each strand, and the junction the strand connects to, or if the strand is connected to a pad
or via. If the strand is connected to several junctions, the connecting junctions must be
enumerated in parenthesis.
Finally, in the diffdata file the ratio of the bamboo to the polygranular diffusivity
are defined:
OFFSETS
0.000000 0.000000
STRAND1
0.01
-1
STRAND2
0.01
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-1
STRAND3
0.01
-1
JUNCTION1
0.01 0.01
JUNCTION2
0.01 0.01
JUNCTION3
0.01 0.01
In this example, the ratio is 0.01. For junctions, the ratio can be set independently for the
x and the y direction.
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Appendix B The Effects of the Mechanical
Properties of the Confinement Material
on Electromigration in Metallic Interconnects
B.1 Introduction
Electromigration continues to be one of the most important reliability issues for
integrated circuit metallization systems [Hu 99b]. Extensive experimental and theoretical
studies have been carried out leading to an in-depth understanding of electromigration
and electromigration-induced phenomena. Computer simulations, which are often based
on the Korhonen model for electromigration [Kor 93], provide important and efficient
tools for understanding and predicting the kinetics of electromigration [Par 99, Ems].
The Korhonen model was originally developed for SiO,-embedded Al-based
metallization systems for which grain boundaries provide the fastest diffusion paths for
electromigration [Tho 93]. However, the increase in ratio of wiring delay to the intrinsic
transistor delay has provided the motivation for the IC industry to move from aluminum-
based interconnects embedded in SiO, to copper-based metallization systems with inter-
level dielectrics (ILD) having lower dielectric constants, k, than SiO2 [Ede 97]. The
Korhonen model for electromigration cannot be applied to Cu-based metallization
systems without modifications. For example, electromigration experiments on Cu
interconnects have shown that diffusion takes place primarily along the Cu/passivation
interface, regardless of the grain boundary structure [Hu 99a]. In addition, low-k ILD's
are often polymer-based, and are mechanically much softer than SiO2 [Pri 97]. Typical
examples of polymer-based ILD's are fluorinated poly(arylene ether) (FLARE) [Lau 96],
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SiLK [Wae 99], and polyimide [Lok 99], all of which have Young's moduli that are more
than an order of magnitude smaller than that of SiO2. In this paper, we report on studies
of the effects of changing the mechanical properties of the ILD along with changes of
line aspect ratio and the presence of liner or barrier materials on the electromigration
behavior of Cu interconnects.
Electromigration is electronic-current-induced atomic diffusion due to scattering
events of flowing electrons with host atoms. As atoms electromigrate, volumes in which
atoms accumulate develop more compressive stresses, while volumes from which atoms
are depleted develop more tensile stresses. These stress changes can result in gradients in
stress, and therefore also in the chemical potential, that lead to back diffusion in
opposition to electromigration. Electromigration-induced stress evolution in
interconnects has been successfully described by the Korhonen model, in which the
hydrostatic stress, c, evolves according to [Kor 93]
aa _ DBQ a Eq* (B.l)
at ax kT x (ax Q 
where t is the time, D is the atomic self diffusivity, k is Boltzmann's constant. T is
temperature, E is the electric field, q* is the effective charge, and Q2 is the atomic volume.
B is an effective elastic modulus which describes the relationship between a change in the
number of available lattice sites per unit volume, dC, and a change in the hydrostatic
stress, da, through
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Figure B.1: Sketches of the geometry and coordinate system of the model. The finite
element mesh is free to expand in the vertical direction. Mirror symmetry is applied
horizontally, and translational symmetry is applied long the line in direction 2.
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I
1
Material - Young's Modulus (GPa) Poisson Ratio
Isotropic Cu 75.8 0.30
TaN 200.0 0.30
Si3N4 150.0 0.25
SiO2 71.4 0.16
Table B.l: Mechanical properties used in the simulation.
dC dcrdC _ da (B.2)
C B
B has been calculated analytically for an elliptical aluminum interconnect embedded in
an infinite SiO2 or Si matrix [Kor 93], based on Eshelby's theory of inclusions [Esh 57]
A change of the mechanical properties of the ILD alters the degree to which
electromigration-induced stresses build up in interconnects. In the Korhonen model for
electromigration, this is accounted for by the effective modulus, B. In this paper, we
analyze how B changes when the mechanical properties of the ILD are changed, by
performing finite element analyses (FEM) of stress changes due to dilational strains in
realistic interconnect structures. We also investigate the effects of the line aspect ratio, as
well as the presence of liner or barrier materials on B. Finally, we discuss the effects of
changes in B on electromigration and electromigration-induced failure.
B.2 Simulation Technique
Finite element calculations were performed using the commercial code Abaqus
[Aba 98] with three-dimensional continuum-stress/displacement first-order-interpolation
elements. The meshes were generated using our own mesh generation program with a
refined mesh near edges and corners. The meshes were refined until a convergence of the
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stress distributions was achieved. The materials properties used in the simulations and
shown in table B.I were chosen for a typical electromigration test temperature of 2000 C.
The silicon wafer was assumed to be oriented with a [100] surface normal and with
elastic properties as listed in [Sim 71]. All materials were assumed to behave perfectly
elastically. The geometry of the models representing three different metallization
schemes are sketched in figures B.1 (a), (b), and (c). Due to symmetry, it is only
necessary to model half the lines. The model sketched in figure B.l (a) is closest to the
geometry studied analytically by Korhonen et al. [Kor 93]. The thickness of the copper
and the thickness of the top ILD, h, were taken to be 0.4 Im, the thickness of the Si3N4
underneath and on top of the Cu, h, was taken to be 0.1 I m, and the thickness of the
liner material, h,, was taken to be 35 nm. The substrate thickness, hafer, was taken to be
10 gm. The last assumption coupled with the prevention of wafer bending approximates
an infinite substrate [Sau 92]. The errors in the calculations due to the reduced substrate
thickness and the neglected wafer bending were calculated to be less than 5%. Three
different line widths were modeled, w = 0.24 gim, 0.40 lam, and 1.0 lm. The pitch, p, of
the structures was chosen such that p/w = 9.3, in order to avoid interaction of neighboring
lines. We assumed perfect adhesion (traction) of Cu to the liner, ILD, and Si3N4. The
coordinate axis 1 in figure B.1 is perpendicular to the length of the interconnect, the
coordinate axis 2 lies along the length of the interconnect, and the coordinate axis 3 is
perpendicular to the wafer surface.
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Figure B.2: The effective elastic modulus, B, as a function of the elastic modulus of the
ILD for = 3 = T for line widths: (a) w = 0.24 gm, (b) w = 0.40 jgm, and (c) w =
1.00 pm. (A), (B), and (C) correspond to the models sketched in figures B. I (a), (b), and
(c).
Divergences in the electromigration flux lead to an accumulation or depletion of
atoms. With reasoning similar to that described by Korhonen et al. [Kor 93], we have
modeled the deposition of atoms in a continuum model by assuming a set of stress-free
homogeneous dilational strains of the interconnect,_, ET, and £3, as detailed below.
The hydrostatic stress for a certain set of free strains was calculated using FEM and is
related to the dilation by [Noy 87]
+T +£T dCA + 2 + C (B.3)C
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Figure B.3: The effective elastic modulus, B, as a function of the elastic modulus of the
ILD for = , and ET = 0 for line widths: (a) w = 0.24 gm, (b) w = 0.40 m. and (c)
w = 1.00 gm. The results of the analytic model of Korhonen et al. [Kor 93] are shown by
the curve marked with open triangles. (A), (B), and (C) correspond to the models
sketched in figures B. I (a), (b), and (c).
With this result the effective modulus was obtained by using equation (B.2).
Depending on the primary diffusion pathway, metallic atoms deposited in the
interconnect can lead to different types of deformation. In our discussion, we focus on
three different scenarios: (i) r = T = £, which is the case for a polygranular
interconnect with a three-dimensional grain structure, and in which the grain boundaries
are the primary diffusion paths; (ii) = 2r, and T = 0, which is the case for a
polygranular interconnect with columnar grain structure, and in which the grain
boundaries are the primary diffusion pathways as well; and (iii) e = 2 = 0. which is the
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Figure B.4: The effective elastic modulus, B. as a function of the elastic modulus of the
ILD for = 0 for line widths: (a) w = 0.24 im, (b) w = 0.40 gm, and (c) w =
1.00 gtm. (A), (B), and (C) correspond to the models sketched in figures B. I (a), (b). and
(c).
case for atoms diffusing along and deposited on the top surface of the interconnect
(which, as will be discussed later, might apply to the case of Damascene Cu with Si3N 4 as
an interlayer diffusion barrier).
The dimensions and materials shown in figure B. I (c) are representative for Cu-
based metallization schemes that are currently used [Par 99]. As can be seen in table B.I,
liner materials are stiffer than other back-end materials. This is true for TaN, which is
used in the calculations here, as well as for Ta, Ti, and TiN, which are alternative liner
materials. If liners are deposited by physical vapor deposition, the films tend to be
thinner at the side walls of the trench than at the bottom. The metallization scheme
shown in figure B. I (b) represents the extreme case in which the liner is only present at
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stress-free strains E (GPa) 0 1/a22 (%) B (GPa)
ET T T 1.0 1.8 8.7
= = 3 71.4 52.8 24.1
T =T adT =0 1.0 1.7 12.9
e= and 3 =0 71.4 48.5 27.6
T = 1.0 26.7 0.4
E = 71.4 87.5 17.6
Table B.II: The ratio a 1/ 22, which describes the degree of deviation from the state of
biaxial stress and the effective elastic modulus, B, for a line of square cross section for a
metallization scheme depicted in figure I (a), for different elastic moduli, E, of the inter-
level dielectric (ILD).
the bottom of the trench. This is similar to Al-based metallization schemes in which Ti,
AI3Ti and/or TiN over- and under-layers are used. Because decreased interconnect
widths are critical for future increases in device density [Cha 99], the thickness of liners
has to decrease with the cross-sectional area of the interconnects in order to keep the
electrical resistance low. In the limit of no liner, a metallization scheme as shown in
Figure B.1 (a) results. We have verified using simulations that for the sets of stress-free
strains we have considered, the presence of the Si3N4 layers does not have a significant
effect on the effective elastic modulus, B.
B.3 Simulation Results
The effective elastic modulus, B, as a function of the Young's modulus of the
ILD, E, for the different metallization schemes sketched in figure B.I, and for three
different line widths, is shown in figures B.2 (a) to (c) for the case of cr = £' = {;. The
Young's modulus ranges from 71.4 GPa. which is the elastic modulus of amorphous
SiO2, down to I GPa. Figures B.3 (a) to (c) show B for the case of eT = £ . and £3 = 0,
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and, finally, figures B.4 (a) to (c) show B for the case of EI = = 0. For comparison,
the results of the analytic analysis described by Korhonen et al. [Kor 93] is overlaid on
the curves in figure B.3, assuming an elliptical copper interconnect inside an infinite,
isotropic ILD matrix. In table B.II, the values of 11/C22 and B obtained using FEM
analyses are shown for a line with a square cross section and a metallization scheme as
depicted in figure B. I (a).
B.4 Discussion of Simulation Results
We will first discuss the case of a metallization scheme without liner or barrier
materials, and without Si3 N 4 layers, as sketched in figure B.1 (a). oli/'22 describes the
degree of deviation from a state of biaxial stress. If all/t22 = 100%. the stress state is
fully biaxial, which was assumed for the analytic model described by Korhonen et al.
[Kor 93]. As shown in table B.II, our calculations show that, in general, the lines do not
exhibit a biaxial stress state. For = and 3 = 0, / 53% for and LD with a
Young's modulus similar to that of SiO2, and c 1/a2 2 = 2% if the Young's modulus of the
ILD is I GPa. The softer the dielectric, the larger is the deviation from the biaxial stress
state. This is the case because the interconnect can expand more easily into the ILD in
direction 1, whereas the Si substrate prevents the interconnect from expanding in
direction 2 along the interconnect. It can therefore be expected, and we verified this
using FEM calculations, that the analytic model described by Korhonen et al. [Kor 93]
does not predict valid effective moduli, B, for soft ILD's. For the cases of £ET 0, the
effective modulus decreases with decreasing aspect ratio h/w, because the material can
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expand more freely into direction 3 perpendicular to the wafer. Only if the material
expands in direction 3 alone, which means in the case when E r = = 0 and £3 0,
does B become small for a small ILD Young's modulus, as can be seen in figure B.4.
Because £T = 0, the Si substrate does not prevent the interconnect from expanding in
direction 2. This analysis shows that for the metallization scheme sketched in figure B. 1
(a) the effective elastic modulus strongly depends on the set of free dilational strains.
For the metallization scheme shown in figure B.1 (b), the effective modulus
shows a similar dependence on the Young's modulus of the ILD as for the case shown in
figure B. 1 (a). B is slightly larger than in the case shown in figure B.1 (a), because the
Si3N4 as well as the liner material on the bottom of the trench somewhat restrain the
interconnect from expanding into the ILD.
Finally, the metallization scheme shown in figure B. I (c) shows a different
behavior for soft ILD's than the other two metallization schemes, because the
interconnect is significantly constrained in all three directions. The liner material at the
side wall of the trench prevents the interconnect from expanding into direction 3 or
direction 1. As in other cases, the extension of the interconnect in direction 2 is
prevented by the Si wafer, so that for a 35 nm-thick liner, B changes by less than a factor
of 2 when the Young's modulus of the ILD decreases by nearly two orders of magnitudes.
Only for very thin liners is B much smaller for soft ILD's than for SiO2.
145
B.5 Discussion of the Effects of the Effective Elastic Modulus
on Electromigration
The tensile stress that develops at the electron-source via eventually becomes
large enough that the strain energy reduction associated with void formation is larger than
the surface energy cost associated with voiding, and a void nucleates. In the Korhonen
model, if it is assumed that the diffusivity is independent of stress, the stress evolution at
the electron-source end of a semi-infinite line prior to voiding is given by [Kor 93]
'(t) = (o + 4X-B (B.4)itkT Q
so that the stress increase is proportional to 1B. p is the electrical resistivity of the high-
conductivity metal, and j is the current density. The electromigration-induced atomic
flux in the absence of back stress effects is independent of the effective elastic modulus
and, once a void has nucleated, the void length is given by [Par 99]
I vo q Dt. (B.5)
kT
If it is easy for voids to nucleate, interconnect failure is controlled by void growth.
In the case of little or no back-stress effects, void growth is independent of the effective
elastic modulus, so that the mechanical properties of the ILD do not affect interconnect
reliability in this case. A likely scenario for this behavior is a copper-damascene
interconnect with a weakly adhering Si3N4 layer on top of the Cu, making it easy for Cu
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to delaminate from the Si3N4. On the other hand, if liner materials and over-layers adhere
well to the metallic interconnect, voids are difficult to nucleate and interconnect failure is
determined by the rate at which stresses build up, so that the time to failure is inversely
proportional to the effective elastic modulus (assuming o( = 0). In this case, once a void
has nucleated the stress relief around the void will quickly lead to rapid void growth and
to a resistance increase large enough for the line to fail [Par 99].
It has been shown that short interconnects and/or interconnects carrying a low
current density can be immortal, either because the stresses in the interconnect do not
become large enough for a void to nucleate [Ble 76], or because even when voids
nucleate, they will eventually stop growing due to back-stress effects. In both cases, the
electromigration driving force is balanced by a gradient in the chemical potential induced
by a stress gradient which is constant along the length of the line. The stress gradient is
given by
q eJ (B.6)
which is independent of the effective elastic modulus. However, the total material
transported along the line depends on B. and the resistance increase, AR,,t. at steady state
is given by [Suo 98]
AR,,, = R PA q jL, (B.7)
Al 2Q1B
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which is inversely proportional to B. R is the initial resistance of the interconnect, A is
the cross-sectional area of the high-conductivity interconnect, A, is the cross-sectional
area of the liner, and L is the interconnect length. A smaller B leads to a larger steady-
state resistance increase than a larger B.
B.6 Summary and Conclusion
The analytic model developed by Korhonen et al. [Kor 93] to describe the elastic
response when lattice sites are added or removed from Al embedded in SiO2 was applied
to Cu embedded in a low-E ILD. The predicted response, as embodied in the effective
modulus B, was found to be of the same order as the changes in the modulus of the
dielectric E, so that the predicted changes in interconnect reliability would be very
significant when low-E ILD's are used. However, using more accurate finite element
analyses, we have found that for Cu-based metallization schemes with liners and with
dimensions as shown in figure B. I (c), a decrease in the elastic modulus of the ILD has
little effect on the effective modulus, B, which suggests that the rates of electromigration-
induced stress change and of void growth are nearly independent of the mechanical
properties of the ILD. Because the copper is not in direct contact with the ILD, but is
surrounded by a liner material, the critical tensile stress above which void nucleation
occurs is also not affected by a change in the dielectric. This indicates that the reliability
of interconnects should not significantly change if the ILD material is changed from SiO:
to a softer material.
Our calculations also show that B only weakly depends on the line cross section.
However, in future process generations, thinner and therefore weaker, liners will be used,
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so that the effective modulus will be lower. A lower effective modulus slows the buildup
of stress, which, in turn, reduces the rate at which electromigration-induced damage
initiates. On the other hand, the modulus does not affect the electromigration-induced
atomic flux, and therefore the growth of voids, once nucleated, is unaffected. In addition,
the failure mode of interconnects with thin liners may be different from the case of
interconnects with thick liners, because if the liner is very thin, electromigration-induced
stresses might lead to failure of the liner material itself, so that copper can diffuse into the
ILD and Si to cause short-circuit failures or device failures. The extent to which the use
of softer low-k ILD's will affect Cu-based interconnect reliability will depend most
strongly on their effects on the mechanical reliability of diffusion-barrier liners.
In summary, our results suggest that as long as the liner materials for Cu
interconnects remain intact, the mechanical properties of alternative (e.g., low-k)
dielectrics will have less of an effect on interconnect reliability than the standard model
by Korhonen et al. [Kor 93] would indicate. While the Korhonen model overestimates
the effects of alternative dielectrics, the choice of dielectric material, the choice of liner
material, and interconnect dimensions still have a significant effect on the mechanical
reliability of interconnects, in ways that can be predicted using finite-element mechanical
modeling in conjunction with electromigration models and simulations.
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Appendix C In-Situ TEM Studies of the
Kinetics of Abnormal Grain Growth in
Electroplated Copper Films
C.1 Introduction
We are in the midst of a major technology transition from aluminum alloys to
copper as the metallization material for high performance integrated circuits. This
transition is driven primarily by the associated reduction of the electrical resistance of the
metallization which allows significantly higher clock speeds as total interconnect lengths
continue to increase [Ede 97]. Copper interconnects are fabricated by filling trenches in a
dielectric and subsequently using chemical mechanical polishing (CMP) to remove Cu
between trenches. Because electroplating shows very good trench filling characteristics
and is cost-effective, the copper is deposited by electroplating. However, electroplated
copper films transform through recrystallization to larger-grained structures at room
temperature over a period of hours or days after deposition. This leads to changes in the
electrical, mechanical, and microstructural characteristics of the films. Recrystallization
has been observed for continuous films [Tom 85] and copper deposited into trench
structures [Lin 98, Lin 99]. The mechanism for this transformation is not yet well
understood.
We have performed in-situ transmission electron microscopy (TEM) studies of
the transformation of electroplated copper films, starting minutes after the plating process
by electroplating directly onto electron-transparent membranes. TEM allows observation
of the microstructure of the metal through the full thickness of the film. Because TEM is
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non-destructive, we are able to continuously follow the time evolution of single grains.
This can not be done with other techniques such as focused ion beam microscopy [Lin
98]. We will show that our observations of the time evolution of recrystallizing films
allow quantitative kinetic characterizations that lead to insight into the mechanism of the
recrystallization process.
C.2 Experimental Setup
The electron-transparent membranes were 1000A-thick stoichiometric Si3N 4 films
made by depositing silicon nitride on the top and bottom of [100]-oriented silicon wafers
at 750 °C by low pressure chemical vapor deposition. The films are under tensile stress at
room temperature which keeps the membranes taut. Square-shaped windows were etched
in the silicon nitride on the backside of the wafer, and the exposed Si was etched through
use of KOH which leaves Si3N4 membranes supported by a Si frame. We deposited a
350A-thick copper seed layer on top of the silicon nitride membranes using electron
beam deposition.
Copper films were electrodeposited on top of the silicon nitride/copper
membranes using an Enthone-OMI SEL-REX CUBATH SC acid copper electroplating
process [Ent]. The plating bath consists of sulfuric acid, hydrochloric acid, water, copper
sulfate, and proprietary additives. It resides in a poly-propylene tank, and it is agitated by
stirring. The plating was done at room temperature. The copper anode has a
phosphorous content of 0.06% according to the bath manufacturer's recommendation, and
the anode to cathode area ratio was approximately 2:1. Plating was carried out at a
current density of 15 ASF using direct current. The cathode sample holder was also
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Figure C.1: Series of TEM micrographs for a 0.3gm-thick electroplated Cu film
transforming at room temperature. (a) t =l 1 minutes, (b) t = 1 hour, (c) t = 2.5 hours, (d)
t = 8 hours, (e) t = 23.5 hours, (f) t = 80 hours. After t = 80 hours, no further
transformation took place.
made of copper, and it was much larger than the sample we deposited on to ensure a
constant current density. The deposition rate was 0.4gm per minute.
0.3gin-thick Cu films were deposited on top of the seed layers and the
recrystallization kinetics was studied through TEM observations starting immediately
after deposition at room temperature. In other experiments, a hot stage was used and the
samples were heated to elevated temperature (55"C) and observed until the grain structure
stopped evolving. Subsequently, the films were heated to 200"C and finally to 300"C in
order to observe the effects of annealing steps after recrystallization. The electron beam
was turned off between observations, in order to minimize the effects of the electron
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beam on the transformation. However, areas not exposed to the beam were compared to
the areas that had been studied, and we found no difference in the transformation state.
Comparisons with films deposited onto bulk samples instead of membranes showed a
similar grain size after the recrystallization process.
I m (a)
LJ) \',
Figure C.2: Series of TEM micrographs for a 0.3gm-thick electroplated Cu film
transforming at 550C. The film was heated to 55°C 10 minutes after plating. (a) t = 5
minutes, (b) t = 12 minutes, (c) t = 49 minutes, (d) t = 1 hour after the sample was heated.
Afterwards, no further transformation was observed. Subsequently, the film was
annealed at 2000C for 10 minutes, shown in (e), and then annealed at 3000 C for 10
minutes, shown in (f).
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Figure C.3: The time dependence of the fraction of a 0.3[1m-thick electroplated Cu film
transformed, r, at room temperature and at 550 C.
C.3 Results
The plated films are reflective and fine-grained, as can be seen in figure C. I (a),
and the thickness is uniform within 5% over the area of observation. After deposition,
the films undergo a transformation at room temperature by recrystallization over a period
of hours to days, as shown in figure C. (a) to (f). Only a few grains grow and impinge
to transform the entire film into a larger-grained structure. The structure of the
untransformed part of the film is apparently unchanged. The grains that grow. quickly
reach a diameter that is much larger than the film thickness, so that the majority of the
time the system is undergoing a two-dimensional transformation.
At elevated temperatures, the transformation process is greatly accelerated.
Figure C.2 (a) to (d) shows an electroplated film annealed at 550C. The film nearly
completely transforms within an hour. Upon further annealing at higher temperatures.
the remaining untransformed area recrystallizes, as shown in figure C.2 (e) and (f), and
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Figure C.4: The time evolution of the area of isolated grains, prior to impingement on
other growing grains, at room temperature.
the images become clearer, probably due to the removal of line and other defects upon
annealing.
The time-dependence of the volume fraction of the film transformed, A, is shown
in figure C.3 for the case of films transforming at room temperature and for films
transforming at 550C. Each curve represents a separate experiment, and each data point
is based on the evaluation of two TEM micrographs. At the beginning of the
transformation, the grains which grow, grow independently until they impinge. The time
dependence of the areas of these growing grains prior to impingement to other grains is
shown in figure C.4 for growth at room temperature.
C.4 Discussion
The kinetics of phase transformations in the JMAK theory can generally be
described by [Chr 65]
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A A
r(t) =l-exp(-K. t n), (C.l)
where 4(t) is the volume fraction transformed at time t, K is the rate constant, and n is the
Avrami exponent. The Avrami equation provides a reasonable approximation for the
growth behavior especially at the early stages of transformation. From equation (C. I) it
follows that
InfIn- )) = InK + n In t, (C.2)
I - 4(t) I
so that the slope of ln(ln(l/(l-r))) as a function of In(t) gives the exponent n, and the
abscissa gives In(K). In figure C.3 it can be seen that In(ln(l/(l-r))) is linear for small
and medium times, but increases slower for longer times. A least-squares fit of the data
with the Avrami equation (equation (C.2)) results in n=l.0. An Avrami exponent of I for
growth in 2D suggests a diffusion-limited growth from a fixed number of sites [Chr 65].
The time-dependence of the area of individual abnormally growing grains, prior to
impingement, A, shown in figure C.4, indicates a linear relationship of A and time, t.
Again, this is in accordance with a diffusion-limited growth. The activation energy of the
rate constant, K, assuming an Arrhenius-type temperature dependence, is Ea - 0.9eV.
This is in agreement with observations based on the measurement of the change in
electrical resistivity in copper films [Jia 98] and focused-ion-beam studies [Cab 98].
Growth described by equation (C. 1) with n= I-l is consistent with the growth of a
select sub-population of grains, which reject impurities as they grow, so that the
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impurities accumulate in (and must diffuse through) the untransformed matrix.
Increasing the amount of additives in the electroplating bath is known to lead to a
decreased grain size of the deposit [Har 99], presumably because the additives segregate
to grain boundaries and inhibit boundary motion and therefore grain growth [Luc 63].
The untransformed matrix consists of very small grains (d < O.lgmn), so it contains a
dense grain boundary network, which provides both a set of fast diffusion pathways for
impurities and a high driving force for grain growth. It has been observed that sulfur,
carbon, and oxygen compounds desorb from the surface prior to and during the
transformation process [Bro 99], and it was suggested that these compounds are the
impurities pinning the grain boundaries. However, our results (n=l) suggest that these
impurities are rejected by abnormally growing grains, and that their accumulation at the
moving boundary impedes further growth. That the impurities are rejected, indicates that
this rejection and the accompanying purification of the growing grains, contributes to the
driving force for their growth.
C.5 Summary and Conclusion
In summary, our results suggest that impurities play several important roles in the
room temperature "self annealing" of electroplated Cu films. First, three-dimensional
normal growth of the grains in the untransformed matrix is impaired by solute drag due to
the impurities. The resulting stabilized small grain size contributes to a high driving
force for recrystallization or abnormal grain growth. Second, impurity rejection
contributes to the energetics which drive the transformation to a large-grained structure.
Third, accumulation of rejected impurities at the perimeters of the growing grains can
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slow the rate of transformation, so that the rate and mechanisms of impurity removal
from the film can play an important role in controlling the kinetics of the recrystallization
or abnormal grain growth process
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Appendix D Modeling of Texture Evolution of
Copper Interconnects Annealed in Trenches
D.1 Introduction
We are in the midst of a major technology transition from aluminum alloys to
copper as the metallization material for high performance integrated circuits. This
transition is driven primarily by the associated reduction of the electrical resistance of the
metallization, which allows significantly higher clock speeds as total interconnect lengths
continue to increase [Ede 97]. Aluminum-based interconnects are fabricated using a
subtractive process involving deposition of continuous aluminum films and subsequent
patterning using reactive ion etching. Copper interconnects are fabricated by filling
trenches in the dielectric which are lined with refractory-metal-based diffusion barriers.
The Cu is patterned through the use of chemical mechanical polishing (CMP) to remove
the Cu between trenches. The Cu-filled trenches are covered with deposited diffusion
barriers and inter-level dielectrics at elevated temperatures. During this final step. the
interconnect is being thermally annealed and its grain structure evolves.
The grain structure and crystallographic texture of aluminum-based interconnects
determine their resistance to electromigration-induced failure. A strong (11 1) texture
results in a significant reliability improvement [Kno 93]. Similar effects appear to apply
to copper metallization [Abe 98]. In this paper a model for annealing-induced texture
evolution in copper damascene interconnects is presented, accounting for the effects of
surface energy and mechanical anisotropies. The model provides predictions of energy
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minimizing textures which should be favored during grain structure evolution, as a
function of the geometry and thermal history of the interconnects [Lin 98].
The texture in aluminum-based interconnects has been studied extensively, and it
has been shown that the texture is a function of deposition conditions and the morphology
of underlayers [Rod 92]. A more limited number of reports on as-deposited texture and
texture evolution in copper in damascene trenches have been made [Lin 98, Gro 98, Lin
99], and most of these are based on X-ray diffraction E-20 scans [Hsu 98], which have
been shown to be potentially misleading [Gro 98]. Pole figure measurements show
evidence of a side-wall texture in the trenches in addition to the ( 1 I) texture observed in
flat regions in the as-deposited as well as in the annealed states [Lin 99]. It has also been
observed that the (1 1) texture decreases with decreasing ratios of line width to trench
depth [Van 99].
Texture evolution in trench structures based on strain energy minimization [Vin
94], and, separately, based on surface- and interface-energy minimization [San 98] has
been treated in earlier work. However, our work shows that in Cu the energy-minimizing
texture in structures with dimensions of technological relevance can only be predicted if
both driving forces are taken into account simultaneously. Carel et. al. [Car 96] showed
that the energy-minimizing texture resulting from grain structure evolution in continuous
silver thin films can be predicted by considering the simultaneous minimization of strain-
energy density and surface- and interface-energies. In this work, we show how this
concept can be extended to Cu damascene structures with a triaxial stress state.
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Figure D.1: Sketch of thegeometry and coordinate system for the model. The finite
element mesh is free to expand in the vertical direction. Mirror symmetry is applied
horizontally as well as long the line.
D.2 Model Description
In this analysis, it is assumed that the copper is stress-free after deposition (as is
likely, for example, for electroplated Cu) and after chemical mechanical polishing
(CMP). It is assumed that after CMP, the system is heated from room temperature (250 C)
to 200°C. The geometry of the model is sketched in figure D.1. Due to symmetry, only
half the line was modeled. The height or thickness of the copper is h = 0.5 gm, the
thickness of the passivation underneath the Cu is hpa,,s = 0. I m. The substrate thickness
is taken to be hwafer = 5 m. This and the disregard of the bending of the wafer
approximates an infinite substrate [Sau 92]. The errors in the calculations due to the
reduced substrate thickness and the neglected wafer curvature are less than 5%. The
pitch of the structure was varied between 2.0 and 4.0. We have ignored the mechanical
effects of the liner material, which should be negligible because its thickness is only a
small fraction of the Cu thickness, but we do incorporate the effects of the liners on the
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interface energies. We assume perfect adhesion (traction) of Cu to the liner. The
coordinate axis I in figure D. 1 is perpendicular to the length of the trench, the coordinate
axis 2 lies along the length of the trench, and the coordinate axis 3 is perpendicular to the
wafer surface.
During annealing, the grain boundary mobility is increased so that the system can
decrease its total energy through grain growth. The driving forces for grain growth are
grain boundary energy, strain energy, and surface- and interface-energy. Texture
evolution is governed by the simultaneous minimization of all these energy contributions.
Due to anisotropic driving forces for grain growth, grains with energy-minimizing
textures grow at the expense of grains with different textures. Surface-, interface-, and
strain-energy minimization generally do not favor the same crystallographic texture. so
that the energy that dominates in defining the texture that is favored during grain
structure evolution depends on the relative magnitudes of the different driving energies.
This, in turn, depends on geometry and thermal history of the interconnect.
Crystallographic Direction hkl/YOO hk (J/m)
(100) 1.000 2.610
(110) 1.048 2.734
(11 I) 0.971 2.534
Table D.I: Anisotropy of the surface energy of copper at 2000 C.
Differences in the coefficients of thermal expansion (CTE) of copper. the
passivating dielectric, and the wafer material lead to differences in thermal strains, £,} =
6ijatAT, for different materials selections and different AT's [Nye 95]. [ij] is the strain
tensor, 6ij is the Kronecker delta, a is the CTE, and AT is the temperature change from
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the zero stress condition. In the absence of plastic deformation, strains lead to stresses
[aij] that are related to each other by oij = CijklEkl, where [cijkl] is the stiffness tensor. The
change in the strain energy density dW is given by dW = aljdij = ctjklEkldEi [Die 86].
Grains with different textures have different elastic constants in the plane of the wafer
surface (in-plane) and out-of-plane, so that the strain energy will differ from grain to
grain. Grains with orientations leading to low strain energy densities will grow at the
expense of grains with other orientations. In FCC metals such as copper, the Young's
modulus is maximum in the <111> direction and minimum in the <100> direction.
Therefore, in continuous films a low strain energy density is expected for a <100>
texture, whereas a high strain energy density is expected for a <111> texture. In our
calculations for filled trenches, we used temperature-dependent elastic constants for
copper, assumed that the passivation material was silicon dioxide, and assumed the wafer
material was (100)-oriented silicon [Sim 71].
The surface- and interface-energy density of a line (energy/volume) is given by
2hYw + wotlm + w, (D.1)
5'l p(h + h p,,s + hw,,af )
and increases with increasing aspect ratio h/w for constant pitch p/w. 7yw is the interface
energy at the sidewalls, ybo7om is the interface energy at the bottom of the trench, and s
is the free surface energy. Experimental data for interface and surface energies for
copper is rare and contradictory. The surface energy depends on temperature [McL 69]
and deposition method [Li 97]. We extrapolated the values reported by McLean for the
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free surfaces of copper to 2000C, see Table D.I, and assumed that the interface energy
was the same as the free surface energy. The close-packed ( I 111) planes have the lowest
surface energy. The lowest index plane perpendicular to (111) is (110). For a (I I 1)
texture, a (I 10) orientation perpendicular to the length of the line is assumed, whereas for
a grain with a (I ) direction perpendicular to the length of the line a (110) texture is
assumed.
The course of texture evolution is determined by the competing driving forces due
to strain energy and surface- and interface-energy anisotropy. We calculated the total
energy density for single Cu crystals with different crystallographic orientations in
trenches at elevated temperature assuming a zero CTE of the wafer, and using
temperature-dependent differences in CTE's for the other materials [Tou 85]. Modeled
in this way, the portions of the thermal strain common to both the film and the substrate
which do not lead to film stresses [Vin 97] and therefore do not contribute to the strain
energy are not included. A comparison of energy densities for different textures gives the
energy-minimizing texture, i.e. the texture toward which the system will evolve, as a
function of geometry and thermal history.
Finite element calculations were performed using the commercial code Abaqus
[Aba 98] using three-dimensional continuum-stress/displacement first-order-interpolation
elements. The meshes were generated using our own mesh generation program with a
refined mesh near edges and corners. The meshes were refined until a convergence of the
stress distributions was achieved.
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Figure D.2: Crystallographic orientations considered in the calculations. (a) (111)
texture is assumed to minimize the top and bottom interface- and surface energies of the
copper, (b) (100) texture minimizes the strain energy densities, and (c) (110) texture is
favored when trenches are narrow so that interface-energies dominate.
D.3 Results
Calculations were done for the crystallographic orientations sketched in figure
D.2, since, from the earlier discussion, we expect one of these crystallographic
orientations to minimize the energy of the system. We ignore plastic deformation, but
our finite-element-code can easily be modified to incorporate a geometry and
crystallographic-orientation-dependent yield model.
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(a) Principal stresses averaged over the cross section of the trench upon
25°C (taken to be zero stress) to 200°C. (b) Corresponding hydrostatic
texture is indicated by the crystallographic orientations in brackets.
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Figure D.4: (a) Strain energy density as a function of aspect ratio, h/w. (b) Difference in
the total energy density for the (1 I 1), (1 10), and (100) textures, as a function of aspect
ratio h/w. The texture is indicated by the crystallographic orientations in brackets.
Figure D.3 (a) shows the principal stresses a11, a2 2, and 33 in the trench as .a
function of trench aspect ratio, h/w, averaged over the cross section of the trench for
constant pitch, p/w = 3.0. Negative stresses are compressive. Figure D.3 (b) shows the
corresponding hydrostatic stress ahydr = (l I + 22 + ' 33)/3. The strain energy density of
the whole system is shown in figure D.4 (a), and the total energy density is sketched in
figure D.4 (b).
D.4 Discussion
The CTE of copper exceeds the CTE of the passivation and the wafer, so
compressive stresses develop upon heating, as show in figure D.3 (a) and (b). In the thin
film limit, i.e., for small aspect ratios, h/w, the normal stress 33 becomes very small for
all textures, and a l approaches A33 for the (100) texture, as expected. Due to the lack of
a top passivation layer, the absolute value of the hydrostatic pressure exhibits a ininimum
at an aspect ratio of about 0.5, (see figure D.3 (b)). In the case of a fully encapsulated
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line, a maximum in the absolute value of the hydrostatic pressure is observed at an aspect
ratio of about 1.0.
Because Young's modulus is minimized in the (100) direction for Cu, the strain
energy density (energy/volume) is much smaller for lines with a (100) texture than for
lines with a (I 10) or (11 1) texture (see figure D.4 (a)). Therefore, considering strain
energy alone, a (100) texture is energetically favored, regardless of geometry.
It is assumed that (111) planes have the lowest surface and interface energy, so
the surface and interface energy of the system is at minimum with a (I I ) texture for
wide lines and with a (111) texture at the sidewalls for narrow lines. The point of
transition depends on the specific anisotropy of the interface and surface energy, and may
vary with the chemical nature and morphology of the liner material (the surface energy
tends to be less anisotropic for amorphous, or weakly-textured fine-grained liner
materials), but the surface-energy-minimizing texture for very large and very small aspect
ratios is independent of the degree of anisotropy.
Figure D.4 (b) shows the total energy density of the system, and it can be seen
that the energy-minimizing texture cannot be predicted by minimizing strain- or surface-
and interface-energy alone. For wide lines, i.e. lines with small aspect ratios, a (100)
texture is energy-minimizing, whereas for narrow lines, i.e. high-aspect-ratio lines, a
(110) texture minimizes the total energy of the system. The crossover moves to larger
aspect ratios for decreasing pitch p/w. For decreasing trench thickness h, surface- and
interface-energy effects become more pronounced. Notice that as the line width
decreases toward zero the contribution of the strain energy to the total energy vanishes
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(and the surface and interface energy approaches a constant value), whereas for wide
lines the strain energy dominates.
The energy-minimizing texture after annealing also depends on the annealing
temperature Tanne:a relative to the zero-stress temperature. At high annealing
temperatures, the strain energy difference for different textures is larger, and texture
evolution is more likely to be strain-energy dominated so that a (100) texture is favored,
as long as the strain is accommodated elastically. At low annealing temperatures,
surface energy effects dominate.
D.5 Summary and Conclusion
Our calculations show that only the simultaneous minimization of surface- and
interface-energy and strain energy gives the correct energy-minimizing texture. Under
the assumptions of our model, lines annealed to high temperatures at which high strains
result, will evolve toward a (100) texture. Lines in which the texture evolves under
relatively low strain conditions will deveiop surface energy minimizing textures. For
wide lines this leads to (I I I ) texture, and for narrow lines this leads to ( I 10) texture. The
energy-minimizing texture is therefore seen to be a function of the geometry and thermal
history of a Damascene-Cu interconnect. Our calculations are consistent with
experimental observations of the development of (111) side wall texture in narrow
trenches [Van 99]. In addition, our calculations suggest than an as yet unobserved
evolution toward a (100) texture for trenches of appropriate geometry and thermal history
should occur.
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Appendix E Incorporating the Effects of
Particles into the Grain Growth Simulator
E.1 Modifications of the Grain Growth Simulator
To incorporate particles into the grain growth simulator, it was necessary to
modify the simulation code at several locations, and it was necessary to add about 11.000
lines of C source code. Instead of including the source code in this chapter, the major
changes will be discussed. and the reader is referred to the library version of the grain
growth simulator for more details. The files added to the grain growth simulator are
pptacld.c, pptj_nodificationtz.c, ppt _.unerics.c. ppt-support.c, and ppt.h.
E.1.1 Data Structures
The data structure for particle variables is
/ particle structure /
#define PPT_POINT_LINKS 8
#define PPT_TRIPLE_LINKS 10
typedef struct
int point(PPT_POINT_LINKS]; /*
int triple[PPT_TRIPLE_LINKS]; /
float x,y; /*
float r; /*
int free; /t
int grain; /*
} particle;
/* max point links in particle */
/* max triple links in particle /
segment points on ppt border */
triple points inside ppt */
center position ppt */
radius ppt */
-l:not used, 0:used */
grain # ppt belongs to; only relevant for
in-grain ppt;
this field is NOT processed upon loading/
writing data (but it is recalculated) */
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Figure E.1: Changes of the data structure (a) before and (b) after a particle is added.
Figure E.I shows how the placement of a particle affects the data structure
describing the grain structure. When a particle is added to a film, segment points are
added at the intersection of grain boundaries and the particle circumference, and the
segment points are listed in the point array of the particle structure. Segment points that
lie inside of particles are removed. Triple points can lie inside of a particle and are listed
in the triple array of the particle data structure. If necessary, triple points are relocated
in a way that they lie within the inner particle radius, which is 90% of the full particle
radius. Grains that are fully covered by a particle are removed. The triple and segment
point data structure are both extended by the field
int ppt; /* precipitate # segment point lies on (or O) */,
which determines the particle number the point is associated with. A flag was added to
the flag data structure to signal if particles are present in the film,
int particle; /* particles turned on (!=0) or off (=0) */
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Throughout the simulation, it becomes necessary to determine if a point (x,y) lies
near or within a particle, which, in turn, lies at a grain boundary. To expedite this
process, the film is divided into quadrants. The quadrant number is calculated through
#define QUADRANT_SIZE 5.0 /* x and y size of a quadrant */
quadrant = ((int)(x/QUADRANT_SIZE)) + quadrantsx * ((int)(y/QUADRANT_SIZE ));
where quadrantsx equals the number of quadrants in the x direction. The array
num_ppts_in_quadrant[] determines how many particles are present in a quadrant, and
the array ppts_in_quadrant[J contains a list of the particles. A similar method is used
for particles inside of grains using the arrays ignum_ppts_in_quadrant[] and
ig_ppts_in_quadrant[].
E.1.2 Adding Particles to the Film
The development of the program code for adding particles to the grain structure
was initiated by Brett Knowlton [Kno 97b], who wrote the C source file ppt_add.c. In
this work, ppt_acd.c was revised, and the modifications of the remaining grain growth
code were finished. The function addppt reads the parameters from a cmmand file,
initializes the data structures, and adds particles by calling the function acdlppt_loop.
In alddppt_loop, the program walks around each grain of the film, and for each
segment and triple point encountered, it tests (considering the particle distribution
function) if the point will be covered by a particle. After the particle radius is calculated.
the particle is added to the film in case it does not overlap with other particles.
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Similarily, particles are added inside of the grain. Finally, the function
deletesegmentinsideppts deletes segment points covered by particles.
E.1.3 Grain Growth in the Presence of Particles
The main simulation loop in the file run.c at case statement 7 calls the function
init_pptstructure, which initializes the quadrant data structure, and calls the function
ppt_kinetics at every time step after unwrinkle, which governs the growth and shrinkage
of particles during the simulation. The function exitppt_structure frees the allocated
memory. The function unwrinkle is responsible for moving the segment points during a
time step. In unwrinkle, the attributes of the segment points, such as x, y, and stop, are
stored in local arrays. The arrays pptl[] (array of particle flags), type[] (array of type
flags), and ppt_segment_pos[] (array of the point positions in ppt[].point) were added to
store variables associated with particles. The following function initializes these arrays:
/*
Called by unwrinkle().
Keeps track of point attributes.
*/
void ppt_unwrinkle_point(int seek, int point,
stop[MAX_SEGPNTS])
int k;
if( point<O ) {
pptl(seek] = triple[-pointl.ppt;
type[seek] = 0;
ppt_segmentpos[seek] = -1;
if( triple[-point].ppt ) {
stoplseek] = 1;
if( seek == 0 ) *stop_a = 1;
else {
pptl[seek] = segment[point].ppt;
type[seek] = segment[point].type;
ppt_segment_pos[seek] = -1;
if(segment[point].ppt)
int *stop_a, int
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}stop[seek] = 1;
for( k=O; k<PPT_POINT_LINKS; k++) (
if ( ppt[pptl[seek]].point[k) == point)
pptsegment pos[seek] = k;
}
The function spacing called from the function unwrinkle has been replaced by the
function ppt_spacing, which accounts for particles. The function move_segment has been
modified to move a segment point only if it does not lie on top of a particle. It also
checks if a segment point has encountered a particle by calling the function
ppt_cross_gb:
Check, if gb crossed a ppt.
** 3/24/97 -SPR-
** Xing types:
** Type 1 - ppt lies >inside< the area the gb moves over
This is the most challanging case, because ppt does not X gb
** Type 2 - ppt lies on the new gb segment
** Type 3 - one new segment point lies on ppt
** Type 4 - two new segment points lie on ppt
void ppt_cross_gb(float *x, float y, int stop, float *xlmxO, float ylmyQ,
float *len, int segmtpts, float x_motion, float y_motion)
{
int i, k, iml, j, quadr_x, temp_x, quadr_y, point_on_ppt, quadrant,
quadrantbase;
float xmin=xsize, xmax=-xsize, ymin=ysize, ymax=-ysize, xmid, ymid;
float new_x[MA_SEG_PNTS , new_y [MAX_SEG_PNTS];
int ppt_candidates [MAX_PPT_CANDS], cand_listpos;
int tempppt, pptnum, entry, segpos, redo;
float sl, s2;
float dx, dy, u, v, xl, yl, x2, y2;
float max_motion=0.0;
** Initialize global variables for Xing
*/
Xppt_cnt = 0: /i number of crossed ppts */
/*
** Get dimensions of rectangle the gb fits in
*/
for( i=O; i<segmtpts+2; i++ ) (
new_x[i] = x[i] + x_motion(i];
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)
}
newy[i] = y[i] + ymotionti];
if( x[i]>xmax ) xmax = x[i];
if( x[i]<xmin ) xmin = x[i];
if( new_x[i]>xmax ) xmax = new_x[i];
if( newx[i]<xmin ) xmin = new_x[i];
if( y[i]>ymax ) ymax = y[i];
if( y[i]<ymin ) ymin = y[i];
if( new_y[i]>ymax ) ymax = new_y[i];
if( newy[i]<ymin ) ymin = newy[i];
/* max_motion contains max of motion distance */
max_motion = (max_motion
(x_motion[i]*x-mo +yoni]+y_motion[i]*ymotion[i])) ?
(x_motion[motionotion[i]+ymo[i]y_motion[i])ymtin[i) : max_motion;
max_motion = sqrt(max_motion);
/* (xmin, ymin) should lie inside O..xsize,O..ysize */
if( xmin<O )
if( xmin>xsize )
if( ymin<O )
if( ymin>ysize )
{ xmin+=xsize; xmax+=xsize;
{ xmin-=xsize; xmax-=xsize;
{ ymin+=ysize; ymax+=ysize;
{ ymin-=ysize; ymax-=ysize;
xmid = (xmin+xmax) / 2;
ymid = (ymin+ymax) / 2;
/* get line coordinates of xmid, ymid -> xl, yl */
if( strip ) (
u = xmid; v = ymid; swatch( &u,&v,O );
if( u<O ) (u += xsize * n_regions; v += ysize;}
xl = cos_t*u + sint*v;
yl = -sin_t*u + cost*v;
/*
** Create a list of ppts that are candidates for Xing
*/
/* get quadrant-position of left upper corner of rectangle */
quadrx = (int) ( xmin / IG_QUADRANT_SIZE );
quadr_y = (int) ( ymin / IG_QUADRANT_SIZE );
cand_list_pos = 0;
/* loop over y */
do {
temp_x = quadr_x;
/* loop over x */
do (
/* modulus operator % makes sure we stay within quadrant field */
quadrant = (quadr_y % ig_quadrantsy) * ig_quadrantsx + (temp_x %
ig_quadrantsx);
quadrantbase = ig_maxpptsper_quadrant * quadrant;
/* add quadrantlist to list of ppt candidates */
for( i=0;i<ig_num_ppts_in_quadrant[quadrant];i++ ) {
temp_ppt = igppts_in_quadrant[quadrantbase + i]; /* ppt # */
/* look if this ppt is in list already */
for( j=0;j<cand_listpos;j++ )
if( ppt_candidates[j]==temp_ppt ) j=cand_listpos+AGIC;
if( j!=cand_listpos+MAGICpl ) {
/* ppt not in list yet; check if ppt in right line segment */
if( strip ) {
/* wrap wrt xmid, ymid */
x2 = ppt[temp_ppt].x;
y2 = ppt[temp_ppt].y;
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)
rel_subwrap( &x2, &y2, xmid, ymid );
/*SPRNEW
dx = x2 - xmid;
dy = y2 - ymid;
if ( dx > xsized2) x2 -= xsize;
if ( dx < -xsized2) x2 += xsize;
if ( dy > ysized2) y2 -= ysize;
if ( dy < -ysized2) y2 += ysize;*/
/* Convert to line coordinates */
u = x2; v = y2; swatch( &u,&v,0 );
if( u<0 ) {u += xsize * n_regions; v += ysize;}
x2 = cos_t*u + sin_t*v;
y2 = -sin_t*u + cos_t*v;
/* wrap x w.r.t. xl */
dx = x2 - xl;
if( dx > xsize * nregions / 2.0 ) x2 -= xsize * n_regions;
if( dx < -xsize * n_regions / 2.0 ) x2 += xsize * n_regions;
/* inside line distance is smaller than half the line length (one part)
*/
if( (fabs(x2-xl) < (xsize / 2.0)) 11 (strip==0) ) (
ppt_candidates[cand_list_pos] = tempppt;
cand_listpos++;
if( cand_list_pos==MAX_PPT_CANDS ) {
printf("ERROR - ppt candidate array overlow.\n");
WAIT_CHAR;
/* if diameter ppt < max_motion -> warning */
if( (2*ppt[temp_ppt].r) < max_motion ) 
printf("WARNING - possible gb X ppt interaction of type 1 w/out
noticing.\n");
if( online ) scanf("%c",ch);
}
}
} /* end loop over members of quadrant list */
temp_x++;
} while ( (temp_x*IG_QUADRANT_SIZE) < xmax );
/* next line */
quadr_y++;
} while ( (quadr_y*IG_QUADRANT_SIZE) < ymax );
/*
** Loop from first segment upto last triple (including)
** and check for ppt Xing
*/
if( cand_list-pos ) {
/* printf("cand_listpos=%d\n",cand_list-pos); */
for (i=l;i<(segmtpts+2);i++) (
iml = i-l; /* so we do not have to re-calculate over and over again */
/*
** if either last or this point moved, check for Xing
*/
if ( mobile_flag I (stop[i] == 0) II (stop[i-l] == 0 ) (
/* Type 1 Xing is not recognized yet!
** Get rectangle P(i-1) and P(i) (both old and new) lie in
*/
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/*
** Check for Xing type 2-4
*/
for( j=O;j<cand_list_pos;j++ )
/* calc intersection position with this ppt */
pptnum = pptcandidates[j];
point_on_ppt=intersect-ppt_segment(ppt[pptnu pptpptnum.x, [ ptnum].y,
pptrpptnum] .r /* *(2-PPT_TOLERANCE) */, x[iml], y[iml], x[i],
y[i], &sl, &s2);
if( point_onppt )
printf(" ppt gb interaction of type 3 or 4 with ppt %d\n",pptnum);
printf( ppt.x=%f, ppt.y=%f\n",ppt[pptnum].x,ppt[pptnum].y);
printf(" point_on_ppt=%d, i=%d\n",point_on_ppt,i);
for(k=O;k<segmtpts+2;k++)
dx=ppt[pptnum] .x-x[k];
dy=ppt[pptnum].y-y[k];
printf(" #=%d d^2=%f
r^2=%f\n",k,dx*dx+dy*dy,ppt[pptnum].r*ppt[pptnum].r);
printf(" sl=%f, s2=%f\n",sl,s2);
/*
** New points stranded on ppt - type 3 and 4
*/
/* make sure, stop flag is cleared (otherwise it is possible we do
not
** detect some Xing */
stop[i] = 0;
/* flag do not do whole loop over again */
redo = 0;
/* if segment(i-l) on ppt, an entry in table has to exist */
if( point_on_ppt%2 )
entry = -1;
/* look for entry */
for( k=O; (k<X_ppt_cnt) && (entry==-l); k++
if( X_ppt_num[k]==pptnum ) entry = k;
if( entry==-l ) {
printf("WARNING in gb_cross_ppt() - cannot find first entry.\n");
printf(" redoing the whole grain boundary.\n");
for( k=0;k<segmtpts+2;k++ )
printf("point %d: x,y=%f,%f\n",k,x[k,y[k]);
if( online ) scanf("%c',ch);
for ( i=l; i<(segmtpts+2); i++
stop[i] = 0;
/* do gb over again */
i = 0;
j = cand_list_pos+l;
redo = -1;
/* if segment(i-1) not on ppt, create an entry in table */
else {
/I first check if ppt really not in list yet */
entry = -1;
for( k=O; (k<Xpptcnt) && (entry==-l); k+ )
if( X_pptnum[k]==pptnum ) entry = k;
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if( entry!=-l ) (
printf("ERROR in gb_cross_ppt() - ppt in list already.\n");
WAIT_CHAR;
/* put ppt right at end of list */
entry = Xppt_cnt;
X_ppt_cnt++;
if( Xppt_cnt==MAX_X_PPT_CNT ) (
printf("ERROR in ppt_cross_gb() : X-table overflow.\n");
WAIT_CHAR;
X-ppt_segment[entry][0]=iml; /* insert segment # on the left */
Xpptflag[entry][01=1;
Xpptsegment[entry][lI=-l; /* end of list */
X_ppt_num[entry] = pptnum;
if( redo==0 ) {
/* get position in X_ppt_segment_table */
segpos = 0;
while( X_ppt_segment[entry][segpos] != -1
segpos++;
if( segpos == XMAX_SEGMENTS )
printf("ERROR in ppt_cross_gb() : X-table overflow.\n");
WAIT_CHAR;
/* add segment[i] to list */
if( point_onppt>=2 ) {
/* segment(i) lies on ppt -> add it to Xppt_segment-table *i
X_ppt_segment[entry][segpos]=i; /* insert segment # */
Xppt_flag(entry][segpos] = 0; /* mark: it's on ppt */
X_ppt_segment[entry][segpos+l]=-l; /* mark end of table */
}
else {
/* segment(i) not on ppt -> mark end of X_ppt_segment-table */
X_ppt_segment[entry][segpos]=i; /* insert segment # */
X_ppt_flag[entry] [segpos] = 2; /* mark: it's to the left */
Xppt_segment[entry][segpos+l]=-l; /* mark end of table */
} /* end redo */
} /* end point_on_ppt */
else if( ((sl<l)&&(sl>0)) ((s2<l)&&(s2>0)) ) (
printf(" ppt gb interaction of type 2 with ppt %d\n",pptnum);
printf(" ppt.x=%f, ppt.y=%f\n",ppt[pptnum].x,ppt[pptnum].y);
printf(" sl=%f, s2=%f i=%d\n",sl,s2,i);
/*
** New grain boundary X ppt (type 2)
*/
/* make sure, stop flag is cleared (otherwise it is possible we do
not
*t detect some Xing */
stop[i] = 0;
/* check, if ppt already in list -> error */
for( k=0;k<X_ppt_cnt; k++
if( Xpptnum[k]==pptnum ) {
printf("ERROR in ppt_cross_gb() : gb X ppt more than once.\n");
if( online ) scanf("%c',ch);
X-ppt_cnt-=l; /* rough way to repair it */
)
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/* check table overflow */
if( X_ppt_cnt==MAX_X_PPT_CNT ) (
printf("ERROR in ppt_cross_gb() : X-table overflow.\n");
if( online ) scanf("%c",ch);
}
/* insert segments into end of X-table */
X_ppt_num [Xppt_cnt] = pptnum;
X_ppt_segment [Xppt_cnt] [0] = iml;
X_ppt_segment[X_ppt_cnt] [1] = i;
X_ppt_segment[X_ppt_cnt][2] = -1; /* end of table */
X_ppt_flag[X_ppt_cnt] [0] = 1;
Xppt_flag[Xppt_cnt] [1] = 2;
X pt_cnt+=l;
} /* end of sl,s2 in 0..1 */
else if ( (ppt[pptnum].x<xmax) && (ppt[pptnum].x>xmin)
&& (ppt[pptnuml.y<ymax) && (ppt[pptnum].y>ymin))
/*
** There is a ppt very close to our point pair.
** This is a possible candidate for Type 1 boundary Xing.
*/
printf("***POSSIBLY a Type 1 Interaction\n");
scanf("%c",ch);
}
) /* end list over candidate-ppts */
} /* end points-moved */
} /* end loop over gb points */
} /* end cand_listpos!=0 */
} /* end ppt_cross_gb() */
If a segment point does encounter a particle, the function gb_encounteredp pt
updates the particle data structure:
/*
Handle cases where gb encountered a ppt.
Xppt_cnt gives the number of ppts the gb crossed during move_segment().
*/
void gb_encounteredppt(float *x, float *y, int *stop, float *xlmx0, float
*ylmyO, float *len, int *segmtpts)
int i, j, k;
int num_segs_in_ppt;
int leftDos, quadrant;
float pptx,ppty,pptr,slx,sly,s2x,s2y,dx,dy,proport,xnew,ynew;
float distl;
/*
** Note: right, now, only X ppt_cnt=l is allowed. Otherwise,
** Xpptsegment[][] has to be changed during adding/deleting
** segment points-> not implemented yet.
*/
if( Xppt_cnt>l ) (
printf(ERROR in gb_encountered ppt - cannot handle more than one ppt
yet.\n');
if( online ) scanf("%c",ch);
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/* loop over crossed ppts */
for( i=0;i<X_ppt_cnt;i++ ) (
printf("Grain boundary encountered a particle!\n");
/ *
** Check if data structure valid
** 1. flags in order 1 0 ... 0 2
** 2. no ppt flags set on segments
*/
if( (X_ppt_flag[i][0 != 1) || (X_ppt_flag[i][1] == -1) ) (
printf("ERROR in gb_encountered ppt() - boundary segment(s) missing.\n");
if( online ) scanf("%c",ch);
}
numsegs_inppt = 0;
while( Xpptsegmenti] [numsegsin_ppt+2]!= -1 ) {
num_segs_inppt -+;
if( X_ppt_flag[i] [num_segs_inpptl] = 0 ) (
printf('ERROR in gb_encounteredppt() - segment 
if( online ) scanf("%c",ch);
}
if( (X_ppt_flag[i] [num_segs_in_ppt+]
(Xppt_segment[i] [num_segs_in ppt+2] != -1) ) {
printf("ERROR in gb_encountered_ppt() - boundary
if( online ) scanf("%c",ch);
iot on ppt.\n");
I= 2)
segment(s) missing.\n");
/* check for ppt flag */
for( j=l;j<num_segs_in_ppt+l;j++ )
if( pptl[X ppt_segment[i][j]] ) 
printf("ERROR in gb_encountered ppt() - segment already on
if( online ) scanf("%c,ch);
}
a ppt.\n");
/*
** Remove all segments with flag 0 (ie segments inside ppt)
*/
left pos = X_ppt_segment[i][0];
for( j=0;j<num_segs_in_ppt;j++ ) (
/* delete point */
ppt_delete( x, y, stop, xlmx0, y
*segmtpts = *segmtpts - 1;
}
lmyO, len, (left_pos+l), *segmtpts);
** Insert three more segments: two for ppt boundary,
** one for ppt center
*/
pptx = ppt[X_ppt_num[i]].x;
ppty = ppt[X ppt_num[i]].y;
pptr = ppt[X_ppt_num[i]].r;
slx = x[leftpos]; sly
s2x = x[left_pos+l); s2y
= y[left_pos];
= y[left_pos+1];
/* wrap x, y according to ppt */
for( j=0;j<*segmtpts+2;j++ )
rel_subwrap( &x[jl, &y[j], pptx, ppty );
/* insert left boundary point*/
dx = slx - pptx; dy = sly - ppty;
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}
I 
distl = sqrt( dx*dx + dy*dy );
proport = pptr / distl * PPT_TOLERANCE;
xnew = (l-proport)*pptx + proport*slx;
ynew = (l-proport)*ppty + proport*sly;
ppt_insert( x, y, stop, xlmxO, ylmyO, len, left_pos+l, xnew, ynew,
*segmtpts );
*segmtpts = *segmtpts+l;
pptl[leftpos+l] = X_ppt_num[i];
/* insert center */
ppt_insert( x, y, stop, xlmxO, ylmyO, len, left_pos+2, pptx, ppty,
*segmtpts );
*segmtpts = *segmtpts+l;
pptl[left_pos+2] = X_ppt_num[i];
/* insert right boundary point */
dx = s2x - pptx; dy = s2y - ppty;
distl = sqrt( dx*dx + dy*dy );
proport = pptr / distl * PPT_TOLERANCE;
xnew = (l-proport)*pptx + proport*s2x;
ynew = (l-proport)*ppty + proport*s2y;
ppt_insert( x, y, stop, xlmxO, ylmyO, len, leftpos+3, xnew, ynew,
*segmtpts );
*segmtpts = *segmtpts+l;
pptl[leftpos+3] = X_pptnum[i];
/* take care of ppt.point */
ppt_segmentpos[left_pos+l] = 0;
ppt_segment pos[left_pos+3] = 1;
/*
** Remove ppt from in-grain-ppt list
*/
for( quadrant=0;quadrant<ig_quadrantsx*ig_quadrantsy;quadrant++ ) {
for( j=0;j<ig_num_ppts_in_quadrant[quadrantl];j++ ) 
if( ig-ppts_in quadrant[ quadrant * ig_maxppts_per_quadrant + j ==
X_ppt_num[i] ) {
/* found ppt in ig_quadrant list. needs to be deleted */
for( k=(j+l); k<ig_num_ppts_in_quadrant[quadrant]; k++) {
ig_ppts_in_quadrant[ quadrant * ig_max_ppts_per_quadrant + k - 1 ] =
ig_ppts_in_quadrant[ quadrant * igmax_ppts_per_quadrant + k ];
}
ig_ppts_in_quadrant[ quadrant * igmaxppts_per_quadrant
+ ig_numppts_in_quadrant[quadrant] - 1 = 0;
ig_num_ppts_in_quadrant [quadrant] = ig_num_ppts_in_quadrant [quadrant ] -
1;
)/* end loop over quadrants */
ppt[X_ppt_num[i]].grain = 0;
/*
** Add ppt to on-boundary-ppt list
*/
/* get quadrant # this point lies in */
quadrant = ( (int) ( pptx / QUADRANT_SIZE )) + quadrantsx * ( (int) ( ppty
/ QUADRANT_SIZE ) );
/* add ppt to table (if not already in there) */
ppt[X ppt_num[i]].point[O] = -1; /* temporary marker: gb-ppt */
check_ppts_in_quadrant(X_ppt_num[i], pptx, ppty );
checkppts_in_quadrant(X_pptnum[i], pptx + pptr * (2-PPT_TOLERANCE), ppty
+ pptr * (2-PPT_TOLERANCE));
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check_pptsin_quadrant (X_ppt_num[i], pptx - pptr * (2-PPT_TOLERJ
+ pptr * (2-PPT_TOLERANCE));
checkppts_in_quadrant(Xppt_num[i], pptx + pptr * (2-PPT_TOLER.
- pptr * (2-PPT_TOLERANCE));
check_ppts_in_quadrant(X_ppt_num[i], pptx - pptr * (2-PPT_TOLER3
- pptr * (2-PPT_TOLERANCE));
ppt[X_ppt_num[i]).point[0] = 0; /* clear temp marker again
for( j=0;j<numppts_in_quadrant[quadrant];j++ ) (
if( ppts_in_quadrant[ quadrant * max_ppts_per_quadrant +
X_ppt_num[i] ) {
j = num_ppts_in_quadrant[quadrant]+1;
if( j != numppts_in_quadrant[quadrant]+2 ) (
/* beware of table overflow */
if( num-ppts_in_quadrant[quadrant] ==max_ppts_per_quadrant
printf("ERROR - quadrants array overflow, program aborted.\n");
if( online ) scanf("%c",ch);
/* add it to table */
ppts_in_quadrant[ quadrant maxppts_per_quadr
num_ppts_in_quadrant[quadrant] ] = X_ppt_num[i];
num_ppts_in_quadrant[ quadrant ]++;
} /* end loop over i (0..X pptcnt-l) */
}
ANCE),
ANCE),
ANCE) ,
*/
ppty
ppty
ppty
j ] ==
ant
The function bambo_check finds boundaries traversing a strip, and removes the
segment points on such boundaries. Instead of bamboo_check, the program uses
ppt_erase_bamboo which makes sure that segment points lying on the circumference of
particles are not removed during this process. The function triple_lppdate, which
determines the equilibrium triple point position, has been modified to only move a triple
point if it does not lie on a particle. However, if the triple point is moved, it is checked if
the triple point encountered a particle. The function reorient performs a reorientation. or
neighbor-switching event. Reorientations are not allowed if one of the triple junctions is
covered by a particle.
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E.1.4 Other Modifications
The current grain structure configuration can be printed into the file gbplot.dat by
calling the function WriteGraphic. We extended this function so that the file gbplot.dat
contains the number of particles in the film:
if( flag.particle )
n_ppt = 0;
for (i=l ; i < (ppt_max+l) ; i++)
if (ppt[i].free>=0) n_ppt++;
fprintf (fgraphics," %d %d %d %d %d\n",O,O,S.n,n_ppt,n_grn);
else {
fprintf (fgraphics," %d %d %d %d %d\n",O,O,S.n,O,n_grn);
In addition, the function ppt_write_seginent located in the file ppt_modificatiolns. c
is called at the end of the function WriteGraphic to append the particle positions and radii
to the end of the file ghplot.cdat:
Called from Write_Seg (graphics.c):
Write the ppt into the gbplot.dat' file.
void ppt_write_seg()
int i;
float x, y, u, v;
/' add the data about the particles =SPR= 
for (i=l ; i<(ppt_max+l) ; i++) (
if( ppt[i].free>=0 ) {
if(strip) {
u = ppt[il.x; v = ppt[i].y;
u += ppt[i].freexsize;
if( (ppt[i].free==n_regions-l) && v<b_inc ) v+=ysize;
if (stripcoords(&x,&y,u,v)==0) return:
while (x > uwind) {
x -= uwind;
y += 1.25*s_vsize;
while (x < 0.0)
x += uwind;
y -= 1.25*s_vsize;
if ( (y > vwind - .20*s_vsize) && (ppt[i].free!=n_regions-l) 
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y -= vwind;
if (y < 0.0 - .20*s_vsize) (
y += vwind;
fprintf(fgraphics,"%f %f %f\n",x,y,ppt[i].r);
else
fprintf(fgraphics,"%f %f %f\n",ppt[i].x,ppt[i].y,ppt[i].r);
E.2 Using the Grain Growth Simulator with Particles
E.2.1 Adding Particles to a Continuous Film
A continuous film is created by continuously nucleating grains, and letting the
grains grow until impingement [Fro 88, Fro 90]. The command
nucl_impinge 15 15 1
creates the directory
structure of the film.
At this point, the film
15_15_1 in the directory io along with files defining the data
The film is initialized and annealed until simulation time = 0.7.
has reached a steady-state grain-size distribution. The command
anneal init
reads the command file init.corn, creates the director 15_15_1_init, and starts the
evolution of the grain structure of the film. The results can be displayed using the
command
View -d,
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excecuted inside of the directory 15_15__init. The command file init.corn is
0 init.com"
0 Initialization sequence
0
0 100 -> directory containing nucl_impinge files
0 101 -> directory containing initialized structures
0
100 15_15 1
200 15 15 1 init
1 0.001 mobility
2 0.080 tooclose
3 0.000 critical curvature
5 15 15_1_init
6 15_15_1_init
9 0 graphics dump
7 0.7 simulate a tiny little bit
9 0 graphics dump
11 dynamic dump
12 exit simulation
The command file addppt.com. excecuted by
anneal addppt,
adds particles to the film and writes the resulting data structure into 15_15_/1pt:
0 addppt.com'
0 Add particles to sheet film
0
5 15_15_1_addppt
6 15 15 1 init
40 1 0.2 0.02 0 30 0
0.07 0.08 0.06
41
9 0
11
12
addppt (constant radii)
radius ppt on segment, triple, grain
ppt statistics
normal gfx
dynamic data dump
end simulation
The command 40 requires the following parameters: (i) a random seed. (ii) the
probability that a triple junction is covered by a particle (0... 1). (iii) the probability that a
segment point is covered by a particle (0...1), (iv) the maximum number of particles in
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the film (O means that there is no limit), (v) the number of tries to put particles anywhere
in the film inside of grains, and (vi) an identifier determining the particle-size distribution
function. If the identifier for the particle-size distribution function is zero, the data in the
next line determines the radii of particles at segment points and at triple points, and for
intragranular particles. If the identifier for the particle-size distribution function is one. a
box-shaped distribution function is assumed. In this case. the data in the next line
determines the average diameter of particles at segment points, triple points, and
intragranular particles, respectively, and the respective spread of the three distributions.
E.2.2 Annealing a Continuous Film with Particles
After particles have been added to a film, it is possible to let the grain structure
evolve using the standard annealing commands for the grain growth simulator. For
example,
anneal annealppt
executes the command file an1nIeaI/)lpp. comf, which is:
0 "annealppt.com"
0 Annealing sequence for sheet
0
0 5 -> output directory
0 6 -> input directory
0
1 0.001
2 0.080
3 0.000
5 15_15_1_annealppt
6 15_15_1_addppt
9 0
7 1.0
9 0
7 5.0
with precipitates
mobility
tooclose
critical curvature
output directory
input directory
graphics dump
185
9 0
7 30.0
9 0
12 exit simulation
This command file creates the directory 15_15__annealppt, starts the grain growth
process, and writes the results of the simulation and the data structure describing the final
microstructure into files inside of this directory.
E.2.3 Annealing a Stripe Structure with Particles
A stripe structure is created by executing the script file
0 "etchppt.com"
0 Etch a continuous film with particles.
0
5 1595_15_pptetch output
6 15_15_1_addppt input
9 0 graphics dump sheet
60 4 etch into 4 strips
9 1 graphics dump strips
11 dynamic dump
12 exit
using the command
anneal etchppt.
The data structure for the etched film is located in files inside of 15_15_1petch. The
command
anneal annealpptetch
starts the grain structure evolution in
annealpptetch. com is:
the etched film. The command file
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0 "annealpptetch.com"
0 Annealing sequence for lines
0
0 5 -> output directory
0 6 -> input directory
0
0.001
0.080
0.000
15_15_l1_annealpptetch
15_15_lpptetch
1
1.0
1
5.0
1
30.0
1
with precipitates
mobility
tooclose
critical curvature
output directory
input directory
graphics dump
anneal
graphics dump
anneal
graphics dump
anneal
graphics dump
save data
exit simulation
E.2.4 Particle Kinetics
During the simulation of grain growth. it is possible to let particles grow or shrink
at a constant rate until they dissolve. It is also possible to let particles evolve according
to the LSW theory [Chr 651. As an example for the former, the command file sl-rilnk.com
dissolves all particles while letting the grains structure evolve:
0 "shrink.com"
0 Annealing sequence for sheet with precipitates
0 Particles shrink while annealing
0
0 5 -> output directory
0 6 -> input directory
0
0.001
0.080
0.000
15_15_1_shrink
15_15_1_addppt
0 -0.04
0
1.0
0
5.0
0
30.0
0
mobility
tooclose
critical curvature
output directory
input directory
particle kinetics: shrink
graphics dump
anneal
graphics dump
anneal
graphics dump
anneal
graphics dump
save data
exit simulation
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1
2
3
5
6
9
7
9
7
9
7
9
11
12
1
2
3
5
6
43
9
7
9
7
9
7
9
11
12
The shrink rate, k, assumed to be -0.04 in this example, relates the change in particle
radius, Ar, to an increment in simulation time, Ax, by
Ar = k AT. (E. )
The following command file allows particles to evolve according to the LSW theory:
0 "lsw.com"
0 Annealing sequence for sheet with precipitates
0 Particles coarsen according to LSW theory
0
0 5 -> output directory
0 6 -> input directory
0
0.001
0.080
0.000
15 15_1_lsw
15_15_1_addppt
1 0.004
0
1.0
0
5.0
0
30.0
0
mobility
tooclose
critical curvature
output directory
input directory
LSW coarsening of particles
graphics dump
anneal
graphics dump
anneal
graphics dump
anneal
graphics dump
save data
exit simulation
In this case, the shrink rate, k, assumed to be 0.004. relates the change in particle radius,
Ar, to an increment in simulation time, At, by
Ar -- Ix,
r <r> r
(E.2)
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where <r> is the average radius of the particles at time .
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Appendix F Grain Structure Evolution in the
Presence of Particles
F.1 Simulation of the Influence of Particles on Grain Structure
Evolution in 2D Systems and Thin Films
F.1.1 Introduction
Polycrystalline thin films are used in a wide variety of applications in which their
properties. performance and reliability are strongly dependent on the detailed
characteristics of their microstructure. For example, the distribution of grain sizes and
orientations determines the yield strength, the fracture characteristics and the creep
mechanisms of thin films [Nix 89]. Also details of the grain structures of films patterned
for use as wires which interconnect devices in integrated circuits are known to
profoundly affect their reliability through influences on electromigration [Tho 93a, Kno
97]. The final grain sizes in both continuous and patterned thin films can be controlled
by adding impurities which lead to second phase particles [Gan 73, Lon 91,. Kno 95. Wei
98]. However, in order to use the effects of particles to tailor the final microstructures of
thin film materials, for optimization of performance and reliability, a detailed
understanding of the effects of particles on grain structure evolution is required.
Of special technological interest is the grain structure in metallic materials
systems used for interconnects in highly complex integrated circuits, such as aluminum
doped with a few weight percent copper. In-situ TEM studies of grain growth in
annealed Al(1 wt%Cu) thin films showed a significant effect of Al2Cu particles on grain
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(a) (b)
Figure F.1.1: Schematic illustrations of the simulation techniques (a) for modeling grain
boundary migration and triple point motion, and (b) the interaction of particles with grain
boundaries.
growth and the resulting characteristics of the grain structures [Kno 95a]. Intergranular
particles effectively pin grain boundaries, and moving grain boundaries are captured and
pinned by intragranular particles. Particles not only affect the kinetics of grain growth
and lead ultimately to the stagnation of grain growth, they also affect the statistical
characteristics of the stagnant grain structure. The latter is known to have a direct effect
on the failures statistics of interconnects [Kno 97], and is likely, by analogy, to affect the
statistics of reliability of films in other applications.
In this paper, we report on modifications of a 2D front-tracking grain growth
simulation to treat the effects of precipitate pinning on grain growth in polycrystalline
thin films. The goal is to investigate precipitate-induced stagnation, and to obtain
statistical grain size and topological characteristics of the stagnant structures.
F.1.2 Simulation Techniques
To simulate grain growth, we have developed a curvature-driven front tracking
model [Fro 88, Fro 90, Fro 92, Wal 92, Car 96]. The velocity, v, of each grain boundary
segment is proportional to the local curvature, K. through a constant of proportionality, g,
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which is defined as the grain boundary mobility. At grain boundary triple junctions, a
local force balance is enforced, so that grain boundaries meet at 120", as illustrated in
figure F. I. I (a). Periodic boundary conditions are imposed on the area of simulation. In
the simulations reported on here, we start with Johnson-Mehl structures that result from
continuous nucleation with a constant nucleation and growth rate [Fro 87]. When grain
boundary motion is allowed in these structures, after a short time on the simulation time-
scale, a steady-state structure develops in which the normalized grain-size and number-
of-sides distributions are time invariant, and for which (A-Ao)/Ao is linear in time, where
A is the average grain area at simulation time t, and A( is the average grain area of the
structure at the beginning of the simulation. These are taken to be the defining
characteristics of 2D "normal grain growth".
We have shown earlier that this grain growth model can be extended to account
for phenomena which impede grain boundary motion, such as solute drag [Fro 94] or
grain boundary grooving [Fro 90]. Frost et.al. showed that the effects of solute drag can
be accounted for by modifying the relationship between grain boundary mobility and the
boundary curvature. At high driving forces, corresponding to high curvatures. the
boundaries are given a mobility corresponding to drag-free motion. At low driving
forces. corresponding to curvatures less than some critical value, the boundaries are
given a lower mobility which models the effect of solute drag. When the boundary
curvatures begin to fall below the critical curvature during grain growth. the grain size
distribution evolves to a lognormal distribution, as is observed in experiments. Frost et
al. also showed that the effect of grain boundary grooving, as described by Mullins [Mul
58], can be accounted for by assuming that a grain boundary becomes locally stagnant
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due to groove formation when its local curvature falls below a critical level
corresponding to a critical in-plane curvature Kc,nl [Fro 90]. The critical curvature is
inversely proportional to the film thickness. If this stagnation criteria is enforced on a
steady-state structure with an average curvature significantly larger than ,, and the
simulation is continued, microstructure evolution eventually stagnates with a lognormal
grain size distribution with an average in-plane grain size related to Kci, so as to be
proportional to the film thickness, as is observed in experiments.
We now report modification of the 2D normal grain growth simulation to account
for the effects of particle pinning. Particles with arbitrary shape and size distributions
can be introduced inside grains, on grain boundaries, or on grain boundary triple
junctions. However, in this paper we have considered monosized circular particles that
do not change their size or location with time. Grain boundaries are represented in the
simulation as a series of grain boundary points. We place particles. and then create new
grain boundary points where grain boundaries intersect the precipitate perimeters (see
4-4
(a) (b) (c) (d)
Figure F.1.2: Examples of the necessary modifications of the grain growth simulator to
account for particle pinning. (a) Particles pin grain boundaries. (b) capture grain
boundaries if overrun, and (c) capture grain boundary triple junctions if they run into a
precipitate. If a grain lens lies at a precipitate and collapses, it gets deleted (d).
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figure F. 1. I (b)). The positions of these points are updated in every time step, in a way
which forces the grain boundary to contact the particle perimeters at right angles. This
represents the physical situation in which the interface energies between grains and
particles are isotropic.
Common examples of the local effects of particles on grain growth which are
dealt with are sketched in figure F.1.2. When grain boundaries are pinned by particles
(figure F. 1.2 (a)), for each time step AT of the simulation, the grain boundary segment
points nearest to the precipitate are moved according to v = K. Subsequently, the
segment points at the intersection of grain boundaries and particles are repositioned in
order to enforce a 90° contact angle. We assume isotropic surface and interface energies,
which implies that grain boundaries can not meet on the precipitate-grain interface so that
a boundary can not break free from a precipitate once it has been trapped by one (though
two boundaries can meet to form a triple point as in figure F. 1.2 (d)). The time steps AT
of the simulation are chosen to be small enough that the distances the grain boundaries
move are much smaller than the radii of the particles. In the case illustrated in figure
F. 1.2 (b), boundaries are captured by particles. In this case, when it is found that any part
of a particle will lie between two boundary points after a time step, two new boundary
points are created on the particle perimeter and their positions are chosen so as to give
900 contact angles. Again, the spacing between the segment points on the relevant
boundaries is readjusted to ensure that the segment points are equally spaced. If a grain
boundary triple junction moves into a precipitate, as in figure F. 1.2 (c). it is captured as
well. The sequence of events in this case is essentially the same as when a grain
boundary crosses a precipitate. Small grains at particles often collapse as shown in figure
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F. 1.2 (d). If the two segment points on the precipitate border would meet during a time
step, a new triple junction and boundary segment are generated and a lens-shaped grain is
formed. The triple junction is placed directly adjacent to the precipitate. This lens-
shaped grain then collapses (rapidly) in the normal way.
In all the simulations to be described here, we started with steady-state grain
structures consisting of 17,000 grains and with an average grain diameter of d = 1.74
(where d 4A / c, and A is the average grain area), and populated these grain
structures with particles of radius r = 0.07. In the simulation, length-scales relate to time
by the grain boundary velocity v = gUK, where pt is the grain boundary mobility, and K the
local curvature of the grain boundary. Time is measured in dimensionless units as =
tp/Ao, where Ao is the initial average grain area at the time of particles placement. The
precipitate area fraction f was varied from 2.6x10-4 to lx10 - 2 by changing the number of
particles per unit area, N, from 1.7x10-2 to 6.5x10l-, but keeping the radius of the
particles, r, constant at 0.07. We also varied the particle radius from 0.03 to 0.40 for
constant N = 8.6x10 - 2. Of practical importance for integrated circuit metallization is the
case in which the particle radius is much smaller than the average grain diameter. In this
regime, the effect of particles on grain structure evolution is expected, to first order, to be
independent of the particle size [Has 90]. We will report our results as a function of the
number of particles per unit area, N, because the average grain diameter at stagnation is
inversely proportional to the square of the average interparticle separation distance in
these simulations. We have mainly considered the effects of particles originally placed at
triple junctions. However, for the purpose of comparison, we have also considered
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randomly placed particles. As will be described below, the observed differences in grain
structure evolution in these two cases are minor.
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(a) =0.7 (b) = 1.6
(a) = 4.0 (b) = 7.0
(a) = 14.0 (b) = 50.0
Figure F.1.3: Evolution of a grain structure in the presence of particles at various
normalized times t = jtt/A(. [t is the grain boundary mobility and Ao the initial average
grain area.
197
20
15
10
Cl
r§
O c,
o,
> I
20 40 60 80 100 120 140
T - T0
(a)
Number of Particles per Unit Area N
10- 4 10-3 10- 2
Area Fraction of Particles f
(b)
Figure F.1.4: (a) Evolution of the normalized average grain area with and without
precipitate-pinning, but without the effects of grain boundary grooves. (b) The
dependence of the average grain size in stagnant structures as a function of the number of
particles per unit area, N. For these simulations, the particles were initially randomly
placed only on grain boundary triple junctions, except for the case marked by *, for
which particles were initially placed at random throughout the simulated area. The
stagnated structures consisted of approximately 1,700 grains (small f) and 63,000 grains
(large f).
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Figure F.1.5: The average grain area A in stagnant structures which evolved from
structures with initial average grain area AO as a function of the particle radius r for
constant N = 8.6x10 - 2. For these simulations, the particles were initially randomly placed
only on grain boundary triple junctions.
F.1.3 Simulation Results
We will first describe simulation results for grain growth in the presence of
particles which have been randomly placed on triple junctions, without accounting for the
effects of grain boundary grooving. An example of grain structure evolution under these
conditions is shown in figure F. 1.3. The number of particles per unit area is N = 4.5x 10-
,and the average grain area increases by a factor of 31 before stagnation occurs. We
find that even a small area fraction of particles retards grain growth, lowers the ultimate
average grain size, and leads to significant changes in the grain size distribution.
Figure F.1.4 (a) shows the evolution of the average grain area for different
numbers of particles per unit area. As discussed earlier, if no particles are present in the
film, the average normalized grain area (A-Ao)/Ao is proportional to . However, with
particles present in the structure, the normalized average grain area reaches a fixed
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N = 8.6x10 -2
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saturation value. In our simulation, this transition is gradual and we do not observe the
incubation, steady state, and abrupt stagnation stages reported for precipitate-induced
stagnation in the Potts model [Kad 97]. The lower the number of particles per unit area,
N, the later the stage at which the effects of the particles on grain growth becomes
important. In agreement with experiments on bulk systems [Olg 86], for a fixed particle
size, the mean grain size at stagnation increases with decreasing N. This is demonstrated
in figure F. 1.4 (b), in which the final average grain radius R A / T is plotted as a
function of the number of particles per unit area, N, for constant particle radius. A least
squares fit of the log-log data shows that R is proportional to N -0 46, which is similar to
the dependence found using the Potts model [Sro 84], R o N -0.5, and which, as will be
discussed below, consistent with expectations for precipitate pinning in 2D systems [Doh
87]. Varying the particle radius r for constant number of particles per unit area, N =
8.6x 10- 2, does not change the average grain radius at stagnation, as shown in figure F. 1.5.
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Figure F.1.6: The grain size distribution, taken as the distribution of grains among
normalized (with respect to the average) grain diameter, with and without the effects of
particles but not including the effects of grain boundary grooves: (a) at steady state or
stagnation, and (b) evolution for N = 8.4x10-2. For these simulations, the particles were
initially randomly placed only on grain boundary triple junctions.
A more quantitative understanding of the effects of particles on grain structure
evolution can be obtained by examining the grain size distributions at stagnation, as
shown in figure F. 1.6 (a) for different particle area fractions. As mentioned above, in the
absence of particles, the steady-state normalized grain size distribution, shown by the
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filled squares in figure F. 1.6 (a), is time-invariant. For a high number of particles per unit
area (e.g., 6.5x10'l), little evolution occurs before stagnation, so that the grain size
distribution does not change significantly. However, at lower particle area fractions, the
grain size distribution evolves to a distinct shape before stagnation. Figure F. 1.6 (b)
shows the time-evolution of the grain size distribution for N = 8.4x10 -2. It can be seen
that the distribution first flattens out, and then a peak develops at smaller grain sizes. A
majority of the grains in the pinned structure are very small compared to the average
grain diameter d _ 4A/ t, so that the grain sizes corresponding to the peaks of the
distributions and also the median grain size ds are significantly below d. Also, these
distributions "spread out" so that there is an increased fraction of larger grains compared
to the steady-state distribution. This distinct particle-induced grain size distribution at
stagnation observed using this front-tracking model is not observed in grain growth
simulations based on the Potts model [Sro 84]. The grain size distribution reported for
pinned structures in reference [Sro 84] is much more similar to the distribution obtained
without particles. Also, the pinned grain size distribution predicted using the Potts model
peaks near the average grain size.
All of the observations described above are independent of the initial particle
distribution. We obtained similarly shaped grain size distributions when particles were
initially distributed randomly throughout the simulation area and not just on triple
junctions, as illustrated for N = 8.4x10-2 seen in figure F.l.6 (a). In this example. the
average grain size grows slightly faster and stagnates at a somewhat larger average grain
size than in the case when the particles are initially all located on grain boundary triple
junctions.
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Figure F.1.7: (a) Evolution of the normalized average grain area with and without
precipitate-pinning, including the effects of grain boundary grooves. (b) The dependence
of the average grain size in stagnant structures as a function of the number of particles per
unit area, N. For these simulations, the particles were initially randomly placed only on
grain boundary triple junctions.
We next consider the consequences of including the effects of other mechanisms
which impede grain boundary motion. Here we will focus on grain boundary grooving in
conjunction with the effects of particle pinning. We observe similar trends if we account
for the effects of solute drag. It is assumed that v = PK only when the local curvature K is
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greater than or equal to crit, and zero when K < Kct. As mentioned above, we expect
different results for different film thicknesses, because the effect of grain boundary
grooving becomes stronger in thinner films. Specifically, Kcrit = Ys / ( 7gb h ), where ys is
the energy of the film surface and Ygb is the grain boundary energy .
It can be seen from the evolution of the average normalized grain area shown in
figure F. 1.7 (a), that when both the effects of grooves and particles are accounted for, the
transition to saturation is still gradual. Figure F. 1.7 (b) shows the dependence of R on the
number of particles per unit area. Clearly the dependence of R on N is different from
what is observedwhen only particle pinning is present (figure F. 1.4 (b)).
When both groove-induced and precipitate-induced stagnation occurs, the grain
size distribution is affected by a competition between these two effects. For small
number of particles per unit area (N = 1.7xlO-2 in figure F.1.8 (a)), the grain size
distribution at stagnation is the same as is found without particles. In this case, grain
boundary grooves lead to stagnation before the average grain size has become large
enough that precipitate pinning becomes important. With increasing area fraction of
particles, though, precipitate-pinning becomes more and more important in defining the
nature of the stagnant grain structure. However, an evolution toward the grain size
distributions observed without grain boundary grooving does not take place. For the
physically reasonable value of Kcrit = 0.4 used in this simulation, particle pinning does not
dominate over groove-induced pinning. Particle pinning can at most add to the effects of
grooves. It is interesting to note that when both types of pinning are important, the grain
size distribution at stagnation becomes similar to the steady-state distribution. These
effects are also seen when a smaller value of <crit is used (0.25), as shown in figure F. 1.8
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Figure F.1.8: The grain size distribution, taken as the distribution of grains among
normalized (with respect to the average) grain diameter, with and without the effects of
particles and including the effects of grain boundary grooves for: (a) Kcrit=0.4, and (b)
Kct=0.25. For these simulations, the particles were initially randomly placed only on
grain boundary triple.
(b). An increase in Kcrl above 0.4 would further suppress the effect of the particles on the
grain structure evolution.
Figure F. 1.9 shows the distribution of grains among topological number-of-
neighbors categories (or equivalently, number-of-sides categories). Again. this
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grains at stagnation or
distribution is time invariant for normal grain growth without stagnation-inducing
phenomenon. The distributions for stagnant structures are different when only precipitate
effects are considered, from what is observed when both particles and grooves affect the
stagnation process. Figure F.1.10 shows the normalized average grain area for grains
with a given number of sides n for stagnant structures resulting from particle pinning
without groove-induced pinning.
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Figure F.1.10: The normalized average grain area for grains with n
without the effect of grain boundary grooving.
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F.1.4 Discussion
Insight into the origin of the differences in the grain size distributions resulting
from stagnation and the steady-state grain size distribution can be obtained by
considering the topological information given in figures F. 1.9 and F. .10. In the steady
state, it has been shown [Fan 97] that, on average, the area of an n-sided grain obeys the
Mullins-von Neumann relationship in that the rate of change of the area is proportional to
(n-6) [Neu 52, Mul 56]. It is therefore not surprising that 3-sided grains rapidly disappear
and are very rare in the steady-state structure, and also that 4-sided grains are rare as well.
In the case of particle pinning however, if particles function as triple points (as in figure
F. 1.2 (c)), the requirement that boundaries meet at 120 degrees is removed so that the
boundaries of 3 and 4 sided grains can have zero curvature and stabilize. The stagnant
structures therefor have a much larger fraction of three and four sided grains than the
steady-state structures. As seen in figure F.I.10, the average grain area in both the
steady-state and stagnant structures increases with the number of sides, and is especially
small for 3 and 4 sided grains, so that the stagnant structures have a greater fraction of
smaller grains. In the steady-state structure, it follows from Euler's theorem [Sta 93] that
the average number of sides per grain is 6. While this expectation is no longer exact for
stagnant structures, since 4-fold vertices (at particles ) are possible, it is still very nearly
true since 4-fold and higher order vertices are very rare. A relative increase in the
number of 3 and 4 sided grains must therefore correspond with an increase in the number
of grains with n > 6, and therefore in a relative increase in the number of large grains.
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This qualitatively explains the features of the grain size distributions when only particle
pinning is accounted for.
When only groove-induced pinning is considered, the number of 4 sided grains is
even lower than in the steady-state structures, and there are also fewer large grains. This
is a consequence of the fact that grains with numbers of sides most different from 6 will
have boundaries which are moving relatively fast (as expected from the Mullins-von
Neumann relationship) and are less likely to reach the stagnation condition. This is
counter to the effects of particle pinning, so that when both groove-induced and particle
pinning are considered, their effects on the number-of-sides and grain-size distributions
tend to compete, leading to the more limited differences from the steady-state
distributions that are observed when both stagnation phenomena are included than when
either stagnation process is considered in isolation.
We next consider the effects of particles, and the combined effects of particles
and grain boundary grooves on the average grain size in stagnant structures. Zener
estimated the interaction force between a grain boundary and spherical particles, and he
also estimated the average grain radius R after precipitate-induced stagnation of grain
growth [Zen 49]. Several refinements to Zener's treatment have been put forward [Olg
86, Wor 89]. A simplified expression for the Zener relation which summarizes most of
the revisions is given by
R = (F. 1.)
r fn
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where X and n are constants, R is the average grain radius at stagnation, r the particle
radius, and f is the volume fraction in 3D, or area fraction in 2D, of the dispersed
particles [Nis 97]. This equation can be derived by considering a force balance in the
stagnant grain structure [Hun 92]: The driving pressure Pd for grain boundary movement
due to capillarity is balanced by the restraining pressure Pp of the particles. Pp physically
originates from the decrease in the free energy when a grain boundary intersects a
precipitate and thereby eliminates the grain boundary area replaced by the particle, and
reduces the energy of the system by the corresponding grain boundary energy. P can be
written as
f nPp =a,-, (F. 1.2)
r
where ax is a constant. Pd can be expressed as Pd = 2K, where y is the grain boundary
energy, and c is the effective grain boundary curvature.
Of special practical interest here is the influence of particles on grain growth in
thin films. Srolovitz et.al used a Monte Carlo simulation for modeling grain growth, and
empirically obtained a relationship between the pinned average grain size and area
fraction of particles in a 2D system which matches equation (F. 1. 1) with n = 0.5 [Sro 84].
Doherty later presented an analysis which rationalizes this result [Doh 87]. In
combination with equation (F. 1.1) we obtain
R oC- (F. 1.3)
-JN
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Our simulations in which the effects of grain boundary grooves are not accounted for,
give n = 0.46, as illustrated in figure F. 1.4 (b). Furthermore, in our simulation R turns
out to be independent of the particle radius, in accordance with equation (F. 1.3).
According to equation (F. 1.1), the average grain radius at stagnation diverges for
infinitely small particle fractions. The extensions reported in the literature so far do not
take the effects of additional mechanisms that impede grain boundary motion, such as
solute drag or grain boundary grooving, into account. In order to modify equation (F. 1.1)
for application to thin films with a small area fraction of particles, we have to take the
pressure due to solute drag or grain boundary grooving, Pstag, into account. The force
balance when both solute drag or grain boundary grooving and particle-pinning are acting
on grain boundaries becomes
Pd = Pp + Pstag (F. 1.3)
A first order approximation for the average grain radius at stagnation is therefore given
by
R - (F. 1.4)
ocfn /r+p
Here we have used the fact that K is proportional to 1/R. a and P are appropriate
constants, with 3 proportional to Kcrit in the case of grain boundary grooving. The results
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obtained from simulation of the combined effects of grooves and particles are shown to
be consistent with this relationship in figure F. 1.7 (b).
F.1.5 Summary and Conclusion
We have modified a 2D front-tracking simulation of grain growth in thin films to
account for the effects of second phase particles on grain structure evolution. We have
also investigated the effects of particle pinning in conjunction with the effects of other
mechanisms that impede grain boundary motion, such as grain-boundary-grooving-
induced pinning, which are known to be important in thin films. The average grain sizes
in the stagnant structures, R, are found to be a strong function of the number of particles
per unit area, N, for all cases. In the case of particle-induced stagnation without grooves,
we obtain a dependence of R on N which is similar to that found using simulations based
on the Potts model, and which has been explained by Doherty et al [Doh 87]. When the
effects of other grain-growth-impeding mechanisms are added, this relationship changes
in a way which can be accounted for in a simple first order extension of the explanation
of the effects of particles alone.
We have also found, that even without additional pinning mechanisms, the effects
of particle pinning observed in our simulation are not the same as observed using the
Potts model, in that the evolution toward stagnation is continuous, and in that we find a
significantly different stagnant grain size distribution. The grain size distribution
observed when only grooving leads to stagnation is distinctly different from that observed
when only particles lead to stagnation, and these both are very different from the grain
size distributions that result from stagnation caused by both grain boundary grooving and
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particle pinning. Interestingly, the latter is similar to the steady-state grain size
distribution for 2D normal grain growth. Qualitative explanations for these observations,
based on considerations of the effects of these pinning forces on grain topologies, are
discussed.
Our results show that the effects of particle-pinning on the stagnant-grain-
structure characteristics of thin films, in which the effects of grain boundary grooving are
known to important, will be very different from those predicted based on simple 2D
pinning models and simulations which do not account for the effects of grooves. Details
of the statistical characteristics of grain structures can profoundly affect the performance
and reliabilities of thin films used in applications. Accurate simulations of the effects of
particles on grain growth in thin films can serve as important tools for investigating
microstructure optimization for engineering applications.
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F.2 The Effect of Particle-Pinning on Grain Size Distributions
in 2D Simulations of Grain Growth
F.2.1 Introduction
Computer simulations are well suited to modeling of the complex interrelated
phenomena involved in grain growth, and 2D simulations of grain growth have been
shown to give generally good agreement with experiments on soap froths evolving
between glass sheets [Sta 93]. 2D simulations have also been modified for simulation of
grain growth in polycrystalline thin films [Fro 90, Fro 92, Car 96], whose properties are
known to be strongly affected by their grain structures [Nix 89, Tho 95, Tho 93a].
In thin film systems, dispersed inert second-phase particles retard grain growth by
pinning grain boundaries, and can either lead to undesired properties, or can be used to
produce desired structures. An example of the former is the effect of A12Cu precipitates
on suppressing post-patterning grain structure evolution in IC interconnects [Tho 93a].
Examples of the use of precipitates to engineer desirable microstructures include the use
of Al-Cu-Cr precipitates in Al films [Gan 72, Gan 73, Lon 91] and the use of Yittria
precipitates in Cu films to cause precipitate-induced abnormal grain growth [Wei 98].
With the goal of eventually developing simulations which can be used for
quantitatively predicting the statistical characteristics of polycrystalline thin films with
second phase particles, we have begun by modifying a 2 dimensional front-tracking
simulation of grain growth [Fro 88]. In the current paper, we report the extension of our
2D grain growth simulation technique to treat the effects of grain boundary pinning by
inert second phase particles, and report comparisons with experimental results on froths
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and results obtained by others using simulations based on the Potts model. Further
extension of our simulation approach to treat particle-pinning in thin films will be
reported elsewhere [Rie 99].
The effects of particles on the average grain size in 3D stagnant grain structures
has been treated in a number of theoretical studies, starting with the suggestion by Zener
[Zen 49] that
d Id- OC -(F.2.1)
r f
where d is the average grain diameter at stagnation, r the particle radius, and f the volume
fraction of particles. If the intersection of grain boundaries with pinning particles is non-
random, this equation does not apply [Doh 87]. For grain growth in two dimensions,
Doherty et. al. [Doh 87] derived the relation
d I
_ oC I. (F.2.2)
r /f 
It should be noted that in 2 dimensions, f a r 2N, where N is the number of particles per
unit area, so that
d oc , (F.2.3)
-JN 
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where d is now independent of r. The dependence of on f indicated by equation 2 was
also found when particle pinning was treated using simulations of 2D grain growth based
on the Potts model [And 84, Sro 84].
F.2.2 Simulation Techniqu es
Our grain growth simulation technique is described in reference [Fro 88] and its
algorithm is illustrated in figure F. 1.1 (a). Boundary points are moved with a velocity v
given by JgK, where is the grain boundary mobility and K is the local boundary
curvature. For the simulations described here, it has been assumed that all the boundaries
are characterized by the same mobility and energy. The latter leads to a force balance
when boundaries meet at triple junctions with 120 degree angles. In agreement with
experiments on soap froths [Sta 93], evolution in this basic simulation leads to a steady
state in which the average grain area scales with t, and in which the shape of the
normalized-grain-size distribution is time-invariant [Fro 88, Fay 99].
When particles are included in the simulation, intergranular particles effectively
pin grain boundaries, and moving grain boundaries are captured by intragranular grain
boundaries. As illustrated in figure F. 1. (b), when boundaries make contact with
particle perimeters, we create perimeter points which are positioned in each time step so
as to enforce a 90 degree contact angle, corresponding to the physical case in which the
energies of all particle-grain interfaces are the same. The simulation has also been
modified to allow for trapping of moving grain boundaries by intergranular particles, for
grain boundary triple junction trapping, and for particle-perimeter switching events in
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(a) = 0.7 (b) = 4.0
(c) rT = 50.0 at stagnation (d) Experiments on soap froths
Figure F.2.1: (a)-(c) Grain structure evolution in the presence of randomly distributed
particles on grain boundary triple junctions. At T = 50.0, the grain boundaries are straight
and no further evolution takes place. For comparison in part (d), a soap froth structure
with pinning centers [Her 97].
which two boundary points on particle perimeters meet to generate a new grain boundary
triple junction [Rie 99].
Periodic boundary conditions were enforced, and for simulations for which grain
structures were statistically characterized, the starting structure had 17,000 grains with an
initial average grain diameter of 1.74 (where d-4A/rc). Starting structures were
generated by first creating a Johnson -Mehl structure [Fro 87] and then simulating grain
growth to normalized time =1.0 ( = ttA0 and A is the initial average grain area).
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Figure F.2.2: (a) Evolution of the normalized average grain area. The particles are
populated on grain boundary triple junctions initially except for the graph marked by (*),
where particles are distributed randomly at the beginning. (b) Average grain size at grain
growth stagnation. The number of grains present at stagnation ranges from 1,000 to
10,000.
which is within the scaling state regime [Fro 88]. Particles were then created on
randomly selected grain boundary triple junctions of this steady-state structure at t = 1.0.
For comparison, simulations based on a completely random particle distributions were
run, and were found to lead to similar results. f was varied by varying the number of
particles per unit area for constant particle radius, r = 0.07, as well as varying the r from
0.03 to 0.40 for a constant number of particles per unit area N = 0.086.
F.2.3 Simulation Results
Figures F.2.1 (a) through (c) show an example of the evolution of a 2D grain
structure with particle pinning. Once stagnation occurs (figure F.2.1 (c)), all grain
boundaries are straight lines. The time evolution of the normalized average grain area for
a variety of area fractions of particles is shown in figure F.2.2 (a). For small area
fractions of particles, we see a gradual transition from the regime in which grain growth
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Figure F.2.3: Grain size distributions at grain growth stagnation on a cumulative plot for
different particle area fractions f. On this plot, a Weibull distribution shows up as a
straight line. Also shown is the steady state structure in case of no particles. The open
symbols show the grain size distribution of the stagnated structure as of reference [Sro
84].
is not affected by particles, into the regime in which particle pinning is important and
finally results in the complete stagnation of grain growth. If the average grain diameter at
the beginning is comparable to the average distance between particles, grain growth is
strongly affected by the particles from the very beginning of the simulation. As shown in
figure F.2.2 (b), the average grain diameter at stagnation is proportional to f -0.46 for
constant r. For constant number of particles per unit area the average grain diameter is
constant, independent of the particle size r (given that r is much smaller then the average
grain size). The grain boundary arrangements near particles are similar to Steiner trees
[Ber 89, Ste 91].
Figure F.2.3 shows the grain size distributions at stagnation for various area
fractions of particles on a cumulative plot, as well as the grain size distribution for a
structure without particles at t = 40, after a steady-state distribution has developed. We
find that the cumulative distribution curves for simulations which include the effects of
particles are more steeply sloped (indicating a larger variation in grain sizes) than those
for simulations without particles. Figure F.2.4 shows the time evolution of the grain size
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Figure F.2.4: Evolution of grain size distributions (a) without particles and (b) with an
area fraction of particles f = 1.3x 10- 3 (for a fixed radius) on a cumulative plot. On these
plots, a Weibull distribution function would appear as a straight line [Fay 99].
distributions for simulations without (figure F.2.4 (a)) and with particles (figure F.2.4
(b)). Figure F.2.4 (a) illustrates self-similar evolution, while figure F.2.4 (b) does not. In
the case in which particle pinning is included, the rate of change of the average grain size
decreases to zero while the deviation in the grain size increases with time, until
stagnation is complete. Figure F.2.5 shows the fraction of grains with numbers of
neighbors (or sides) m. When particle pinning is included, the number of grains with m =
3 or 4, as well as the number with m 2 9, increases with time, whereas the fraction of
grains with m = 5, 6, or 7 decreases with time. The fraction of grains with m = 8 stays
roughly constant.
F.2.4 Discussion
We first discuss the origin of the shape of the grain size distribution after particle-
pinning-induced stagnation. Without particles, an m-sided grain obeys the Mullins-von
Neumann relationship [Mul 56, Neu 52], i.e. the change of the grain area with time is
proportional to (m-6), so that grains with small m disappear quickly. However, particles
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Figure F.2.5: Evolution of the fraction of number of nearest neighbors of grains. m is
the number of nearest neighbors. For m 2 13, the fraction of grains approaches zero.
stabilize grains with m < 6 that would have disappeared without particles. The average
number of nearest neighbors in the stagnant structure is still close to 6, because 4- and
higher-fold vertices are still rare. Therefore, the number of grains with m > 6 increases,
as well. The average grain area increases with increasing m, and 3- and 4-sided grains
are especially small. Therefore, the particle-induced stagnant structure has a grain size
distribution with a large fraction of small grains and a large deviation from the mean.
Simulations of grain growth in the presence of particles based on the Potts model
indicate an evolution of the grain size distribution [Sro 84] that differs from our results.
We observe significant evolution in the distribution, while, once normalized by the
average grain area, as seen in figure F.2.4, the Potts-model results are much more similar
to the steady-state distribution. Our distribution after particle pinning peaks around the
average grain size at first, but the peak shifts below the average grain size with time.
Also, the deviation from the mean increases with time. In the Potts model, the
distribution peaks close to the average grain size during the evolution as well as at
stagnation. Furthermore, the effect of particles on the grain size distribution as predicted
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by the Potts model is much less pronounced, see figure 12 in reference [Sro 84]. All
these differences arise from a larger fraction of grains with small-angle grain corners and
with only a few sides in our grain structures, as illustrated, for example, by the three-
sided grain at the bottom of figure F.2.1 (c). Grain structures resulting from simulations
based on the Potts model do not show this type of grain if the particles are represented by
only a few Potts elements, because as an artifact of the simulation due to the finite Potts
element size, the grain boundary would pinch off from the particle. Therefore, in the
Potts model, small grains are eliminated leading to a smaller deviation from the mean
grain size, and in turn leading to a grain size distribution more similar to the steady state
distribution.
The dependence of the average grain diameter at stagnation, d, with area fraction
f, for our simulations with a fixed particle radius r is d - f -0.46, in agreement with the
results from simulations based on the Potts model (d/r f 0.5) [Sro 84] and experiments
on soap froths (d/r oc f -05) [Her 97, Kri 92].
Also in agreement with soap froth experiments, the grain boundaries at stagnation
have zero curvatures, as can be seen by comparison of the simulated structure in figure
F.2. 1 (c) and the image of a stagnant froth structure in figure F.2. 1 (d). In both grain
structures, small grain boundary angles occur at particles, and especially the 3- and 4-
sided grains have similar shapes. In both cases, a large fraction of smaller grains is
pinned by particles. Concerning the time dependence of the average grain area, our
simulation predicts a gradual transition from the stage where particles do not affect grain
growth, through the regime in which effects become dominant and eventually lead to
221
stagnation, which is qualitatively different from what is seen in Potts model simulations
[Sro 84], but similar to what is seen experimentally [Her 97, Kri 92].
F.2.5 Conclusion
Our front-tracking simulation of grain growth in the presence of pinning particle
reproduces many of the observations made in soap froths. Our simulation agrees with the
2D Zener relation given in equation (F.2.2) and (F.2.3). Our simulations result in a
significantly different grain size distribution for the stagnant structure than those reported
for similar simulations based on the Potts model. The difference between the stagnant
and steady state structures that we observe can be understood as resulting from the
retention of grains with small vertex angles at particles. We speculate that the differences
between our simulations (and froth experiments) from those based on the Potts model
arise from finite gridding effects which result in weaker particle-pinning of grain
boundaries in that boundary pinch-off occurs.
Soap froths provide good experimental systems for comparison with 2D
simulations of grain growth and particle pinning. However, there is great interest in
using simulations to understand grain structure evolution in polycrystalline thin films. In
thin film experimental systems, unless particles extend through the thickness of the film,
boundaries will be able to more readily escape particles than in the simulations reported
here. In thin films it is also known that grain boundary grooves lead to pinning forces
that can have dominant effects on final grain structures. Therefore, comparison of
simulations of particle-pinning effects on grain structure evolution in thin films also
requires consideration of the pinning effects of grain boundary grooves [Rie 99].
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F.3 Modeling of grain structure evolution and its impact on
the reliability of Al(Cu) thin film interconnects
F.3.1 Introduction
The rate of electromigration-induced failure in Cu-doped Al interconnects is
governed by their grain structure, which is governed by post-patterning grain structure
evolution, which, in turn, is governed by the presence and characteristics of precipitates.
The characteristics of precipitates are controlled by alloy composition and thermal history
[Kno 95]. When interconnects are annealed, they evolve toward the bamboo structure, in
which individual grains span the full width of the interconnect. This results in a dramatic
improvements in reliability. However, recent TEM experiments [Kno 95] have shown
that precipitates gate grain structure evolution during post-pattern annealing. Therefore,
to fully understand the effects of post-pattern annealing on the reliability of alloy
interconnects, it is necessary to account for the effects of precipitates.
Our goal is to predict the effect of interconnect processing on the statistics of
electromigration-induced failure of A(Cu) interconnects. This ability will allow
optimization of manufacturing processes to maximize interconnect reliability. Our
approach is to modify our grain growth simulator to treat the effects of precipitates on
post-patterning annealing, then extract the spatial dependence of the diffusivity from the
grain growth results, and finally use the electromigration simulator MIT/EmSim [Ems] to
predict lifetime information. This gives us a suite of tools to investigate the relationship
between processing and interconnect reliability.
223
F.3.2 Simulation Tools
F.3.2.1 Grain Growtli Simulation
Our grain growth simulator is based on a curvature-driven front tracking model
[Fro 90]. The velocity of each grain boundary segment is proportional to the local
curvature. At grain boundary triple junctions, a local force balance is enforced, so that
grain boundaries meet at 120°. The simulation is based on a 2D model where 3D effects
such as those due to grain boundary grooving are accounted for a posteriori [Fro 90].
Specifically, if the grain boundary curvature drops below a critical curvature, the grain
boundary becomes stagnant locally [Mul 58]. A continuous film can be patterned into
stripes and the effects of post-pattern annealing is subsequently simulated [Wal 91, Wal
92]. A force balance at the interconnect side wall forces the grain boundaries to meet the
line edges at right angles, or when grain boundary grooving is allowed on the side walls,
intersection angles slightly different from 90° [Wal 92].
Our in-situ TEM studies of annealing of Al(lwt% Cu) alloys suggested the need
for significant modifications of the grain growth simulator to account for the effects of
precipitates on post-pattern annealing [Kno 95]. Intergranular precipitates effectively pin
grain boundaries or grain boundaries are captured and pinned by intragranular
precipitates. The spatial precipitate distribution and the size distribution of precipitates
are a function of the annealing history. Precipitates are located preferentially at grain
boundary triple junctions and grain boundaries, whereas intragranular precipitates are
more rare. In our simulations, we assumed that precipitates nucleated at grain boundary
triple junctions. We expect similar trends if precipitates were located at arbitrary grain
boundary positions.
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(a)
(b)
Figure F.3.1: Effect of particles on grain growth in continuous films. In (a), the
structure reaches grain growth stagnation due to surface grooving only. In (b),
precipitates inhibit grain growth and lead to stagnation at much smaller grains.
We modified the grain growth simulator to account for the effect of particle
pinning of grain boundaries. The most important modifications are illustrated in figure
F.1.2. For isotropic surface energies, pinch-off of grain boundaries from precipitates
does not occur and is therefor not considered. The particles have a profound impact on
the grain structure evolution in thin films, as is illustrated in figure F.3.1. Whereas a
continuous film comes to growth-stagnation due only to grain boundary grooving (figure
F.3.1 (a)) [Wal 91], the film containing particles stagnates with a much smaller average
grain diameter dso due to the effect of particle pinning (figure F.3. 1 (b)).
In this paper, we will focus on the microstructural evolution in interconnects.
Patterning the continuous film shown in figure F.3.1 and simulating a post-patterning
annealing results in different microstructures depending on whether or not precipitates
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Figure F.3. 2: Effect of particles on grain growth in interconnects. Particles inhibit grain
growth, and the line fails to reach the fully bamboo structure. Polygranular regions are
pinned on each side by precipitates.
are present. Figure F.3.2 shows the evolution of an interconnect with and without
particles. Particles have a significant impact on the resulting microstructure: At
stagnation in figure F.3.1 (b), polygranular cluster regions are pinned on both sides by
precipitates. These precipitates prevent the line from reaching the far more reliable full-
bamboo structure.
F.3.2.2 Electromigration Simulation
We simulated the effect of electromigration on interconnects using our
electromigration simulator MIT/EmSim [Ems, Kno 97, Kno 95a]. MIT/EmSim is a ID
electromigration simulation based on the Korhonen model [Kor 93]. Due to the electron
wind force, atomic redistribution in the interconnect takes place. At locations of flux
divergence, a pile-up or deficiency of atoms occurs, and results in a compressive or
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Figure F.3. 3: For different fractions of grain boundary triple junctions covered with
precipitates, the area-fraction-bamboo versus the ratio or line width w to the initial
median grain diameter d after post-patterning annealing. With precipitates, the
interconnect fails to become fully bamboo even if the line width is smaller than the initial
median grain size.
tensile hydrostatic stress, respectively. If the increasing stresses exceed certain limits
dictated, for example, by the surrounding material or the metal itself, the interconnect
fails due to cracks in the passivation or fatal voiding in the metal [Kno 97]. We predict
the microstructure variation in interconnects using the grain growth simulator, and use
these structures to set diffusivity variations along interconnects. Polygranular clusters
have the higher diffusivity associated with grain boundary diffusion, whereas regions
with bamboo microstructure have lower transgranular diffusivities [Gan 75]. When the
spatial dependence of the diffusivity is fed into MIT/EmSim the atomic fluxes and stress
evolution in the interconnect is calculated as a function of current density and
temperature [Kno 97a].
In this paper, we simulated the effects of precipitates and thermal history on the
reliability of 200 Ltm long lines. Presumably, for longer lines the results would change
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somewhat but they will show the same trends. Critical tensile and compressive stresses of
500 MPa were assumed to lead to failure, and the simulations discussed here were carried
out for a current density of 2x 106 A/cm 2 and a test temperature of 200"C.
F.3.3 Results
F.3.3.1 Grain Growth Simulation
Precipitates retard grain growth in interconnects and suppress evolution toward
the more reliable bamboo structure. Figure F.3.3 shows the area-fraction-bamboo in
interconnects versus the ratio of the line width, w, to the median initial grain diameter,
d5o, after a post-pattern anneal. As w/d5o is decreased the fraction bamboo after annealing
increases, with or without precipitates present. For a given line width, precipitate-
induced suppression of the evolution towards the bamboo structure increases with an
increasing number of precipitates, or an increasing precipitate volume fraction for a given
average precipitate size. Interestingly, interconnects with precipitates do not reach the
fully bamboo structure even if the line width is smaller than the initial median grain size.
In our grain growth simulations, precipitates capture and effectively pin grain
boundaries. Our simulation is consistent with experimental results which show that
precipitates inhibit grain growth and the evolution towards the bamboo structure [Kno
95]. Even a small volume fraction of precipitates prevents sufficiently wide
interconnects from becoming fully bamboo.
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Figure F.3. 4: Median times to failure (MTTF) as a function of the ratio of the line-
width to the initial median grain size for pure Al interconnects, interconnects with copper
in solid solution, and interconnects with precipitates. For certain line widths, for a high
number of precipitates, or a high precipitate volume fraction for precipitates of a given
average size, the reliability is worse for alloyed lines than for similar pure aluminum
lines.
F.3.3.2 Electromigration Simulation
Adding a few weight percent copper to aluminum reduces the electromigration
rate [Ame 70], leading to a significant increase in the reliability of Al interconnects.
However, it is also now well established that post-patterning annealing leads to
significant lifetime improvements, especially in narrow lines which develop
predominantly bamboo structures [Kno 97, Tho 93a, Kan 97]. Our simulations predict
that a high number of precipitates will suppress this post-patterning microstructural
evolution to bamboo structures.
To investigate these competing effects of Cu alloy additions, we performed
simulations of microstructural evolution during post-pattern annealing of populations of
229
V , - -3---- NAl(lwt/o Cu), no ppts
-- 10% ppts
- 20% ppts
\ .. ..... 30% ppts
-.. .. .. V x pureAI
I= 200 1 m '
j = 2*106 A/cm 2
T = 200 C
crt = 500 MPa
crit, , 
. * , , * , *
aluminum lines. We subsequently performed electromigration simulations using the
results. Each population contained ten lines with the same geometrical dimensions but
statistically varying microstructures. Calculations were done for different populations of
lines with different line widths. We fit the predicted lifetimes to lognormal distribution
functions and determined the median time to failure (MTTF). Figure F.3.4 shows the
MTTF versus the line-width-to-initial-median-grain-diameter ratio for pure and alloyed
aluminum lines. In all cases, narrower lines are nearly fully bamboo and therefore have a
higher MTTF. Wider lines are polygranular and fail much faster due to the higher
polygranular diffusivity.
When copper is added, but assumed to be in solution, the expected improvement
in reliability is observed, and the MTTF curve essentially shifts upward. However, if the
copper addition leads to precipitate formation, it inhibits the microstructural evolution
towards the bamboo structure, so that the lifetime for narrower lines is reduced. The
results shown in figure F.3.4 show that for high precipitate numbers, the reliability for
some alloyed lines can actually be worse than that of similar pure aluminum lines.
F.3.4 Conclusions
Linked precipitate and grain structure evolution and electromigration simulation
allow the prediction of the effects of interconnect processing on the statistics of
electromigration-induced failure. Our simulations predict that while copper-alloying
improves the reliability of interconnects if the copper is in solid solution, this
improvement can be reduced or even eliminated if copper addition leads to AI2Cu
precipitate formation, so that the precipitates inhibit the microstructural evolution of
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interconnects during post-pattern annealing. Whether or not this is the case depends on
the copper composition and on the thermal history.
To fully simulate the effects of Cu and thermal history on interconnect reliability,
it will be necessary to develop simulations of precipitation, precipitate dissolution, and
precipitate coarsening to couple with our grain growth simulation. Once this is done,
these tools will provide a means of assessing the impact of process modifications on
circuit reliability, and for developing processes and materials which lead to improved
reliability.
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Appendix G Grain Growth in Patterned
Aluminum Thin Film
G.1 Background
Modern submicron interconnects have dimensions comparable to, or less than,
those of their microstructure, e.g., their grain sizes, so that their reliability is very
sensitive to process-induced microstructural variations. Reliability assessments based on
conventional methodologies alone are flawed because they do no account for the effects
of complex interconnect geometries on grain structures and reliability. To accurately
assess the reliability of circuits, the complex shapes, geometries, and interconnectedness
of actual interconnect structures must be accounted for.
We focus on the microstructural evolution in continuous and patterned thin films
due to grain growth, by which the initial microstructure can evolve after deposition. A
tool for simulating grain structure evolution in interconnect trees with complex
geometries has been developed by Fayad et al. [Fay 00]. In this work, we experimentally
characterize the grain structure evolution in complex geometries by carrying out direct
comparisons of in-situ TEM annealing experiments and simulations. To do this, we
developed the capacity for in-situ TEM studies of grain structure evolution in films
patterned into straight lines and other shapes. The results of the TEM experiments
suggest modifications of the grain growth simulator developed by Fayad et al. [Fay 00]
concerning the interaction of pattern edges and grain boundaries. The results obtained
with the modified simulation are in agreement with experiment.
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Figure G.1: Schematic of the wafer chuck protecting the processed front-sidce of the Si
wafer duringl the micromachining step in a KOH bath. The anisotropic Si etchant
KOH:H20 in the concentration 1:5 at 85"C removes the Si from underneath and exposes
the TEM transparent SiNJSiO, bilayer mernmbranes.
In the next sections. we describe tile rsults of the TEM experiments. explain the
simulation technique. and summarize the results of simulations of the grain structure
evolution in patterns. Finally. experimental results and simulations are compared.
G.2 In-Situ TEM Experiments of Post-Patterning Annealing
We developed a technique that facilitates the processing of a large number of
TEM samples of films patterned in a variety of shapes. The technique involves the use of
an apparatus that allows immersion of a fully processed wafer into a KOH bath for
etching of electron-transparent membranes at locations defined by a patterned Si-N 4 film
on the backside of the wafer. as sketched in figure G. . Using this techniquc. wc
fabricated TEM samples with 7500 A-thick patterned Al films on top of a Si.N 4/SiO, hi-
layer.
We carried out hot stage TEM experiments in which we observed grain growth in
aluminum films patterned into "T's" and "squares" at different temperatures. Figure G.2
shows an example of the microstructural evolution of a square-shaped pattern. We find
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G.3 Simulation of Grain Growth in Patterned Films
To simulate grain growth, we have developed a curvature-driven front tracking
model [Fro 88, Fro 90, Fro 92, Wal 92, Car 96]. The velocity, v, of each grain boundary
segment is proportional to the local curvature, K, through a constant of proportionality, g,
which is defined as the grain boundary mobility. At grain boundary triple junctions, a
local force balance is enforced such that grain boundaries meet at 1200. We have shown
earlier that this 2D model can be modified to account for some of the 3D effects known
to be important in thin films, such as those due to grain boundary grooving [Fro 90].
Frost et al. showed that the effect of grain boundary grooving, as described by Mullins
[Mul 56], can be accounted for by assuming that a grain boundary becomes locally
stagnant due to groove formation when its local curvature falls below a critical level
corresponding to a critical in-plane curvature, Kc,t [Fro 90], which is inversely
proportional to the film thickness. If this stagnation criteria is enforced on a steady-state
structure with an average curvature significantly larger than crit, and the simulation is
continued, microstructure evolution eventually stagnates with a lognormal grain size
distribution, with an average in-plane grain size related to K,t so as to be proportional to
the film thickness, as is observed in experiments [Tho 90].
A continuous film can be patterned into arbitrarily complex shapes, and the
effects of post-pattern annealing is subsequently simulated [Fay 00]. A force balance at
the interconnect side wall forces the grain boundaries to meet the line edges at right
angles.
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Figure G.3: The modifications of the grain growth simulator. (a) Due to edge drag, the
force on grain boundary triple junctions at side walls is reduced by a factor, K. (b) Due
to grain boundary grooving, grain boundaries with an inclination angle, , smaller than
Ocrit are pinned. (c) The grain boundary mobility, ji, varies as a function of location, x.
(d) Due to a thickness variation, the critical curvature, Kcr, changes with location, x.
We modified the grain growth simulator to account for the effects of side wall drag
and sidewall pinning on grain growth in arbitrarily patterned structures. Prior to the
modifications, grain boundary grooving at side walls was only possible for interconnect
stripes [Wal 92]. For sidewall drag, the driving force for grain-boundary-triple-point
motion at the pattern edge is reduced by a factor, K, as illustrated in figure G.3 (a). This
accounts for impeded grain boundary motion at the sidewall due to surface
inhomogenities. For sidewall pinning, the grain boundary triple junctions are pinned at
the side walls if the grain boundary intersects the pattern edge below a critical angle, as
shown in figure G.3 (b). This represents the physical situation of grain boundary
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grooving applied to the sidewall in addition to the surface of thin films as suggested by
Mullins [Mul 56, Mul 58]. In the other two approaches, the effects of the pattern edges
are extending into the metal. In the first approach, the grain boundary mobility decreases
near the edge, as shown in figure G.3 (c), which can be caused by impurities or etch
residuals diffusing from the pattern edge into the metal. In the second approach, it is
assumed that the pattern evolves to a "dome" shape during annealing, and that grain
boundary grooving occurs earlier at the pattern edges than in the thicker center of the
pattern. As shown in figure G.3 (d), the critical curvature for grain growth stagnation
changes with position in this case.
G.3.1 Modifications of the Grain Growth Simulator
In order to allow the enforcement of various boundary conditions at pattern edges,
a body of code was developed, which is located in the file edge_bc.c. In addition, smaller
changes at various locations in the grain growth simulator code were necessary. In this
section, the new data structures and the program code accounting for edge drag effects.
for edge grooving, and for a mobility and a critical curvature varying with location are
discussed.
Two boolean flags were added to the data structure flagstruct located in strulct.h,
which determine if edge drag or edge grooving is activated:
int edgedrag /* edge ...
int edge_drag; /* edge drag turned on */
int edge_bc; /* edge grooving turned on */
} flag_struct;
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If edge drag is activated, the variable edgedrag defined in external.h determines the
factor by which the driving force acting on edge triple points is reduced. If edge
grooving is activated, the variables stagnantangles and movingangles determine the
critical angles:
float edge_drag;
float stagnant_angle, moving_angle;
Edge drag effects are activated through use of command 50 in the command input file,
interpreted by the following code fragment which is located in the file run.c:
/* Set edge drag, for example
** 50 0 edge drag off
** 50 0.01 edge drag factor of 1/100
*/
case 50:
if ( fscanf(f.exec,"%f",&edge_drag) != 1) status = 0;
else if (edge_drag==-l) flag.edge_drag = 0;
else (
flag.edge-'drag = 1;
printf("Set edge drag factor: %.5f\n",edge_drag);
fgets(text,80,f.exec);
fprintf(f.commands," 50 %0.5f %s",edge_drag,text);
break;
The forces on grain boundary triple points at pattern edges are calculated in the function
triple_update located in the file numerics.c. The following program code, which has
been added to triple_update, reduces the force on triple points at edges by the factor
edge_drag:
if ( flag.edge_drag && triple[triplept].type==l )
xtrip = triple[triplept].x
+ edge_drag * (xtrip - triple[triplept].x);
ytrip = triple[triplept].y
+ edge_drag * (ytrip - triple[triplept] .y);
}
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Edge grooving effects are activated through use of command 51 in the command input
file, interpreted by the following code fragment:
/* Set edge boundary conditions for patterned structures,
** for example,
** 51 0 90 degree BC
** 51 1 10 inclination of 10 degrees necessary, otherwise
** triple point stagnant
** 51 2 10 20 if stopped, inclination of 20 degrees necessary,
** if moving, inclination of 10 degrees necessary.
case 51:
if ( fscanf(f.exec,"%d",&flag.edge_bc) != 1) status = 0;
switch(flag.edge_bc)
case 0 :
fgets(text,80,f.exec);
fprintf(f.commands,"51 0 %s",text);
break;
case 1 :
if ( fscanf(f.exec,"%f",&stagnant_angle) != 1) status = 0;
stagnant_angle *= 2.0*PI/360.0;
moving_angle = stagnant_angle;
fgets(text,80,f.exec);
fprintf(f.commands,"51 1 %f %s",stagnant_angle,text);
break;
case 2 :
if ( fscanf(f.exec,"%f %f",&stagnant_angle,&moving_angle) != 2)
status = 0;
stagnant_angle *= 2.0*PI/360.0;
moving_angle *= 2.0*PI/360.0;
fgets(text,80,f.exec);
fprintf(f.commands,"51 2 %f %f %s",stagnant_angle,
moving_angle,text);
break;
default:
printf("Unknown option.\n");
status = 0;
break;
break;
This program code located in the file edge_bc.c corrects the position of the triple
junctions at the line edge according to the specified boundary conditions:
extern float xsize, ysize, xlo, xhi, ylo, yhi;
int edge_bc(float *glo_x, float *gloy, float *glo_xtrip, float *glo_ytrip,
int *linear_flag, int triplept, int *flag_corner)
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float incl, cos_incl, sin_incl;
/* rotated variables */
float theta;
float x[6], y[6], xtrip, ytrip, xtrip_old, ytrip_old;
float xvect,yvect;
int i, j;
float Vu, Vu_pin, xmove;
/* corner not hit so far */
*flag_corner = -1;
/* angle edge with x axis */
/* wrap coordinates */
for( i=0;i<=2;i+=2 ) {
if( glo_x[i]<xlo ) glo_x[i] += xsize;
if( glo_x[i]>xhi ) glo_x[i] -= xsize;
if( gloy [i]<ylo ) glo_y[i] += ysize;
if( glo_y[i]>yhi ) glo_y[i] -= ysize;
}
incl = atan2(glo_y[2]-glo_y[O0, glo_x[2]-glo_x[0]);
cos_incl = cos(incl);
sin_incl = sin(incl);
/* transform variables: glo_xtrip,glo_ytrip as center, edge as x-axis */
xtrip=ytrip=0.0;
for( i=0;i<6; ) {
/* wrap coordinates */
if( glo_x[i]<xlo ) glox[i] += xsize;
if( glo_x[i]>xhi ) glo_x[i] -= xsize;
if( glo y[i]<ylo ) glo_y[i] += ysize;
if( glo_y[i]>yhi ) glo_y[i] -= ysize;
x[i]= cos_incl*(glo_x[i]-glo_xtrip[0])+sin_incl*(glo _y[i]-glo_ytrip[0]);
y[i]=-sin_incl*(glox[i]-glo_xtrip[0])+cosincl*(gloy v[i]-gloytrip[0]);
switch (i) {
case 0
case 2
i+=2;break;
case 4 :
if (linear_flag[2]!=1) i++; else i+=2;
break;
case 5 : i++;
}
xtrip_old= cos_incl*(triple[triplept].xold-gloxtrip[0])
+sin_incl*(triple[triplept].yold-glo_ytrip[0]);
ytrip_old=-sin_incl*(triple[triplept].xold-gloxtrip[0])
+cos_incl*(triple[triplept].yold-glo_ytrip[0]);
/* double check order */
if(!(x[O]<xtrip && xtrip<x[2])) {
printf("ERROR(edge_bc): wrong order %f %f %f.\n",x[0],xtrip,x[2]);
printf(" %f, f, %f\n",y[0],ytrip,y[2]);
gfxon=l;gfx();gfxon=0;
WAIT_CHAR;
}
/* calculate angle grain boundary and edge */
240
(a)
(b)
Figure G.4: (a) Starting microstructure obtained from a continuous film with a steady-
state grain size distribution. (b) Grain structure evolution in which a force balance is
applied at the pattern edge, so that the grain boundaries intersect the pattern edges at a
900 angle [Fay 00].
if(single_tangent(x,y,xtrip,ytrip,&xvect,&yvect,linear_flag)==0 )
{printf("ERROR in edge_bc.\n");WAIT_CHAR)
theta = atan2(xvect, yvect)-PI/2.0;
while (theta < -PI) theta += 2.0*PI;
while (theta > PI) theta -= 2.0*PI;
theta = fabs(PI/2.0-fabs(theta));
if( fabs(theta)>(stagnantangle)] (fabs(theta)>(moving_angle) && triple[triplept].stop==0) ) (
Vu = xvect;
Vu_pin = sin(stagnantangle); if (Vu < 0.0) Vu_pin *= -1.0;
/* first guess: linear extrapolation from last motion */
xtrip = -xtrip_old;
/* Iterate until convergence criterion is reached or maximum iterations. */
j=TRIPLE_ITERS;
do
{ if (single_tangent(x,y,xtrip,ytrip,&xvect,&yvect,linear_flag)==0)
{ printf("ERROR in edge_bc().\n");WAITCHAR; return(-l); }
Vu = xvect;
xmove = triplek*(Vu - Vupin);
xtrip += xmove; j--;
}
while ( (fabs(xmove)>TRIPLE_TOLERANCE) && (j>0) );
/* hit corner? */
if( xtrip>=x(2] ) { xtrip=x[2]; *flag_corner=0;)
if( xtrip<=x[0] ) { xtrip=x[0]; *flag_corner=l;}
/* transform result back */
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Figure G.5: (a) Grain structure evolution in the case of an edge drag factor of 1 %. (b)
Grain structure evolution with a critical inclination angle for grain boundary grooving of
30%. (c) Grain structure evolution in the case of fixed edge triple junctions.
glo_xtrip[O] = cos_incl*xtrip-sin_incl*ytrip + glo_xtrip[0];
glo_ytrip[O] = sin_incl*xtrip+cos_incl*ytrip + glo_ytrip[O];
return(j);
}
}
/* triple point stagnant */
else {
return(TRIPLE_ITERS);
}
Spatially varying drag effects and grain boundary grooving were introduced into the
simulation by directly manipulating the grain boundary mobility in the function
move_segments located in the file numerics.c.
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Figure G.6: (a) Grain structure evolution in a square-shaped film with inhomogenities in
the thickness up to 50%, which leads to a gradient in Cr. (b) Grain structure evolution in
the presence of a mobility gradient. The mobility decreases continuously toward the
pattern edge.
G.3.2 Results
When grain boundary motion is allowed in continuous films, after a short time on
the simulation time-scale, a steady-state structure develops in which the normalized
grain-size and number-of-sides distributions are time invariant [Fay 99]. We patterned a
square-shaped structure as shown in figure G.4 (a) from these films. Figure G.4 (b)
shows the grain structure evolution when a force balance is enforced at the pattern edge,
so that the grain boundaries intersect the pattern edges at a 900 angle [Fay 00].
Figure G.5 (a) shows the grain structure evolution in the case of an edge drag
factor of I %. Figure G.5 (b) shows the grain structure evolution assuming a critical
curvature for grain boundary grooving at the pattern edge of 30%, and figure G.5 (c)
shows the grain structure evolution in the case of fixed edge triple junctions, which
translates to an edge drag factor of zero. If it is assumed that the thickness varies
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across the pattern by 50%, leading to a gradient in cr, a grain structure evolution as
shown in figure G.6 (a) is obtained. Finally, if the mobility decreases continuously
toward the pattern edge, the grain structure evolves as shown in figure G.6 (b).
G.4 Discussion
Our experimental results shown in figure G.2 suggest that the simulation
developed by Fayad et al. [Fay 00] does not accurately account for the effects of pattern
edges on grain growth. We modified the simulation to account for the effects of pinning
or drag forces on grain boundaries at the pattern edge, but they do not lead to the
observed effects, as shown in figure G.5.
To reproduce the large difference in grain sizes between grains at the pattern edge
and at the center of the pattern, the effects of the edges must extend into the metal.
Assuming a thickness variation in the metal leading to a variation in the conditions for
grain boundary grooving, the differences in grain sizes can be reproduced, but cross-
sectional SEM studies have shown that the structures have a homogeneous thickness.
Only a grain boundary mobility decreasing toward the edge leads to the observed effects.
A reduction of the grain boundary mobility could be due to impurities or etch residuals
diffusing from the pattern edge into the metal.
Our experiments also suggest that the grain growth simulator must be modified to
be able to deal with rounded corners. It is expected that the corner shape affects the grain
structure evolution especially in the case of concave corners, which are found, for
example, in "T"-shaped structures.
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